| Server IP : 167.179.152.94 / Your IP : 216.73.216.169 Web Server : Apache/2.4.66 (Debian) System : Linux 6d8cbb3dc321 6.8.0-117-generic #117-Ubuntu SMP PREEMPT_DYNAMIC Tue May 5 19:26:24 UTC 2026 x86_64 User : ( 1000) PHP Version : 8.3.30 Disable Function : NONE MySQL : OFF | cURL : ON | WGET : OFF | Perl : ON | Python : OFF | Sudo : OFF | Pkexec : OFF Directory : /sys/kernel/btf/ |
Upload File : |
�� � � `v 7�& "� # C e @ � � =�& @ J�& 7 P�& 7 � F( �# V�& . @ ^�& . �
) �E � ~# � . �k � A �# :� f�& �# m�& y�& ��& ��& ��& ( oJ �# �* �# @ ��& �# � �� �# � mo �#
�#
�# �# �# �# �# ɤ& x ޤ& * �& * h� �# @ � b � �# � �� � �D �E @ �A �� � b � [% �#
\% �# �#
�& H P. � . @ �� p � �& p � FO �# � "� �# � �A 7 � �#
�# �# �#
* �# �# �# . �#
�# $H �# !�&
H �� 7 �. �# � ,�& �# � 3�& �# � ;�& aH � v� �# � �� � A � 7 @A G�& �A �; B �# �# S�& . A ~ t @ �& * � �O �# � e�& � �# 8� �# @ {�& �v �# �#
��& 8 v� �# �c @ �O �# ` ��& 7 � A � r: 7 @ ��& H UM aa
@ ��& * ` ��& * h �O �# � �# h ao
�# �#
�#
ʥ& p ۥ& �# �& �# @ ��& �# � �& �# � �& �# ,�& �# @ �D �# � 8�& �# � J�& �# V�& �# @ e�& �# � q�& �# � |�& �# ��& �# @
�#
�# �# p ]% �#
�# �# �# ^% �#
�# �# �#
* �# �# �#
�# �# _% �#
�# * �# �# �# \% �#
�# �#
�# �# �#
�# �# �#
�# �#
�# A
�# �# �#
��& ئ& �& �& �& 5�& R�& o�& ��& ��& Ƨ& �&
�& �& :�&
W�& t�& ��& ��& ��& ��& ʨ& ֨& �& ��& �& @ "�& � 5�& H�& [�& n�& ��& ��& ��& @ ��& � ĩ& �� թ& �1 �# �& �# �& �# @ � ` W� � "B � ��& � �& �# A � @ �& �# ` 9 �# � �& 7 �& '$ � $ @ so $ @ $�& �# �� $ � +�& $ � <�& E�& $ @ I�& @c �
$ �c T�& �# �� [�& *$ @� j�& +$ �� s�& .$ � }�& f� � ��& /$ �� ��& 0$ �� ��$ $ @� 9� � @� K� � �� ��& $ �� ��& !$ � ��& 1$ @� ��& � @� ��& $$ ��
�# �# �#
ƪ& @ A � � @ � 7 @ �% * � ֪& 0 �& �#
� �# @ �& � �& � <" } � �# � � ��& @ �& X "� �# �& �# @ � 9� �# � �P �& �# @ b% �& �J � <" � )�& 9�& P�& m�& ��& ��& ��& Ϋ& �& �& �& �& (�& :�& L�& ^�& p�& ��& ��& ��&
��& ʬ& ܬ&
�& �& �& $�& 6�& I�& \�& o�& ��& ��& ��& ��& ʭ& ޭ& $ �& ��& �& @ �& ` ,�& � :�& � H�& � [�& � o�& ��& H ��& �# ��& �# ��& � �& �# <" @ \P �# � `� � ��& � P] � $�& �# ή& �# � ܮ& �# � } �# @ �& �# � �& �# � �& �# � s�& �# � �� �# ��& �# @ ��& �# � d%
�# �# �# �# } �# "B
` �& $�& 1�& @ I�& ` a�& � ~�& � ��& � ��& � ��& ��& ï& @ Я& ` گ& � �& � �& � ��& � ��&
�& �& @ (�& ` 4�& � F�& � T�& � Z�& � c�& � <" $ \P �# @ ��& ` y�& �# � P] � � �# � ��& � ��& 1 ��& 1 @ � �# � ��& �# � ��& �# ��& � Ͱ& * ذ& �& $ @ �& $ @ �# a) �#
�# �& �� �# !�& * @ Ɠ �# � *�& - H) M �G 4�& �# �0 � �$ �8
� �$ �: @�& �# �: so �$ } �' �$ �} �N �$ �� � �$ � E�& �$ �� � �$ �� D�& @� N�& � I�& @� _�& �� �� �� l�& % � r�& �$ �� �� �$ �� }�& % � ��& S @� 1�
% �� ��& �# �� ��& * @� � �$ �� ��& R$ �D ��& �D ��& % �D ʱ& E B� % @E ر& � @E �& @F ��& `F �& �F �& �F -�& H �F C�& 7 G % �G S�& 9 H e�& * �H z�& �H ��& % �H % �H �m % �I ��& A J
�# �# ��& Z �#
�
@ 9 ��& ²& Ͳ& ز& �& 8 <" } �& � �& � �& %�& �# @ 1�& �# �
�# �# �# @�& H "� �# J�& @ S�& ` \�& � e�& � x�& � ��& � ��& * �#
�# �# ��& @ �; ��& 8 � J�& 7 P�& y � � . � iJ . � �# ��& X _ �# "� �# ȳ& @ ѳ& A � ٳ& � �& �����& #�& ;�& S�& j�& �& ��& ��& ɴ& �& ��&
�# �& "�& 4�& F�& X�& k�& h� b� {� �� 0 |�& ��& ��& õ& \ �# ۵& �# � �# �& �# @ �� �# ` �#
�&
X o �# �# Ia @ ��& * � �& * � � . � "� �# �& * @ +�& �# ` 4�& @ =�& ` H�& � S�& � e�& � �
�# l�& � �A �# �i �# @ �; � � � }�& � �& �# ��& �# @ ,0 � P�
8% � \P �# ��& <" } @ �� � s�& �# ��& �E @ � .% � /% @ 4% � ��& 5% 2� 6% � �" *$ � j�& ,$ ��& % @ ��& � ��& 9% � �# ��& "� �# ɶ& . @ ٶ& � �& @ �: � \ @ $ `
��& � �& �: @ � ` p� � ;� * � �& 8 �P �E }� �E � � $ �& ` �P $ }� e � $ @ p �& $ �& $ � )�&
"� �# A � @ 3�& � @ =�& $ � ذ& B�& @ �% * @ m� ` M�& � � �; Z�& � Oa Rq � g�& Rq �( p�& �2 "� �# @ p {�& � ��& �' � ��& P I� 4 @ A � � �% * � ��& � "� �# � @ ��& �
�
�# �5 $ � ��& $ @ � $ �k �# �L ��& $ �N ȷ&
$ @R ѷ& �# �R �m 2 �R ܷ& ` �
�# �& �# � _ � �& � �&
$ ��& � �& $ ��& $ �T �& �# �W �& $ �\ �& �& 0�& @�& Q�& Y _�& � l�& P. �
$ o $ �1 z�& @ ��& � ��& � � �
�# �n � ��& � �� � �
��&
��& 7 @ ɸ& � � ָ& T� � m� A � �& @ �& �# f. e @ �& � � � �: � A � � �� �& 0 �& �# f. �> @ �: @ � P A � ` �� � � ��& $ �& @ �& � �& � �& $ �& $ �# $
$
A � 5� %�& ( .�& $ 9�& $ � D�& $ e� #$ T�& @ a�& P $ �& P q�& P @ ��& P � x�& P � |�&
� �� �# �1 @ ��& �# � ��& �# � so �$ ��& �$ � �' �$ �N �$ @ �$ � 9� �
%$ %$ ��& X �' ;% � =% @ ��& =% � ��& ?% � Ź& A% ӹ& A% @ �& A% � �Q ;% � ��& ;% R =% @ �& C% �
($ )$ ,$
-$
e% �#
�#
�#
"$
�& ~� 4$ �" 7$ @ %�& �2 "� �# @ �% 8$ � 3$ 0�& 0 <�& � O�& QA @ \�& QA � j�& QA � y�& :$ ��& <$ @
5$ 6$ 4$
9$
;$ ��& ��& ��& ˺& ٺ& �& ��& �&
�& �& �& )�&
6�& D�& S�& p�& ��& ��& Ļ& ۻ& �& �& � @$ A$ ?$ �& _ ?$ "� �# @ �2 � �& � �� * � �& * � *�& 4�& F$ B�& J$ @ Q�& L$ � a�& N$ �
C$
�# E$
H$ I$ o�& � �� �m v�& G% � H% @ ��& @ ��& H ��& P ��& ` ��& I% � G$
�# * K$
�# M$ B$ ��& ̼& & �& �& �@ yA � �& �& � �& ����(�& 1�& 9�& A�& I�& Q�& Y�& a�& i�& q�& y�& ��& ��& ��& T� Z$ k� \$ @
S$ ��& X$ ^$ @ "B � � * �
W$ X$ U$ Y$ ��& �: 7 W$ � �. ]$ � V$
X$ W$ [$ T$ & �& �& ��& "B @ t� ` ��& � � �
Ϭ �& � `$ '�& @ 3�& ` =�& h Q�& p [�& � g�& � s�& � |�& * � ��& * � ��& * �
a$ � ��& �X �X ��& @ ��& ` ¾& �� ܾ& b$ �& � �e
c$ � ��& �& �& 0�& 8�& C�& K�& X�& a�& m�& u�& }�& ��& ��& ��& ��& �� ȿ& 1 @ տ& 1 �& 9 �6 d$ �
e$ �& H �& $ �&
@ &�&
` 4�&
� H�&
� R�& * � ]�& * � i�&
� |�& * ��&
��&
@ ��&
` ��& * � �& * � �& * � �& * � �& * � �& * � (�&
� 3�&
� >�& * P�& * f�& v�& N ��& ��& ��& �& �& ��& �& =�& ^�& �& ��&
��& ��& ��&
�& !�& ?�& `�& ~�& ��& ��& ��& ��& �& 4�& T�& t�& ��& ��& ��& ��&
�& %�& @�& ! [�& " v�& # ��& $ ��& % ��& & ��& ' �& ( $�& ) :�& * P�& + h�& , y�& - ��& . ��& / ��& 0 ��& 1 ��& 2 �& 3 �& 4 1�& 5 D�& 6 W�& 7 j�& 8 }�& 9 ��& : ��& ; ��& < ��& = ��& > ��& ? �& @ -�& A C�& B Y�& C o�& D ��& E ��& F ��& G ��& H ��& I ��& J �& K �& L (�& L =�& � Y U�& h�& * u�& * ��&
��& @ ��& ` ��& � ��& h$ � ��& h$ A � @ ��& l$ @ �G � ��& h$ � �& m$ � �&
� -�& n$
L j$
*( I�& � W�& ����g�& y�& ��& ��& ��& ��& ��& ��& ��& �& �& $�& 6�& H�& Z�& l�& �& ��& ��& ��& ��& ��& ��& �& �& '�& 9�& " � ?� M�& U�& @ Y�& ` ]�& � c�& � h�& � n�& � u�& |�& ��& @ ��& ` ��& � ��& � ��& � ��& � ��& ��& ��& @ ��& ` ��& � ��& � ��& � ��& � ��& ��&
�& @ �& ` �& � 1�& � <�& � H�& � _�& p�& ��& � 3�& �� p$ ��& <" �. u$ @ �1 o$ � ��& i$ � �
r$
: t$ ��& � q$ �2 ` ^< h |V * p � w$ � ��& h$ � s$ ��& � 6 y$ �� z$ @ ��& {$ � �& � �& � 4�& |$ 9�& }$ @ B�& A � �& A � G�& w K�& @ T�& e � ^�& � h�& ? � �3 �3 �3 �3 �3 ��& ��& ��& �& , �& Z �& Z ` �& Z � &�& * 4�& ~$ @ A�& L� ; j5" � M�& L� %@ j5" W�& L� 9 i�& V � �$ L: �$ � w�& �$ � �2 � {�& * � �$
�$
��& 4 � �$ L: �$ ��& �$ P {�& * � ��& * � ��& * � �$
��& ( ��& �$ ��& �$ @ ��& �$ � ��& �$ � ��& �$
�$
* �$ �$ & & �$
�$ �$ & �$
^$ �$ �$
^$ �$ F�& @ U�& �$ _�& �$ @ o�& �$ � ��& �$ � ��& �$ ��& �$ @ ��& �$ � ւ �$ �
�$
�# �$
^$ �$ �$
^$ �$ ��& � ۞ �$ � ) @ & �& D
�
@ �& �
�$ �& * @ � � *�&
� 9�& � �$ � D�& �$ � �9 �$
]�&
�
b�& � A � m�&
}�& �$ @ �� �$ @. ��& �$ �. ��& �. v$
: �$ ��& A � ��& ��& @ ��& ��& ��& h �
@ �$ ` �& ( �& #�& � � '�& � �$ @ � �
/�& �
:�& H�& �
W�& �
g�& u�& o� * ��& ��& @ ��& � ��& � ��& * �$
��& Y� ��& Ȟ ��& �&
�& ( �& �H
# $�& 3�& C�& P�& a�& t�& ��&
~� �G @ ��& * ` ��& h ��&
� ��& 7 � ��& 7 @ ��& �$ � �$
X 0 $ ��& �$ �& �$ �& � �& �$ �& �$ P '�& �$ � 3�& ; � �$ � �5 @ ?�& � � H�& * �
@ � �$ �& �$ @ ?� �$ � �M �$ � T�& �$ W�& �$ @ �6 �$ � � �$ � �$
�' �$
�3 �$
�( �$ �$
�( �$
�9 �$
�9 �$ ��& P ��& z ��& � ��& z ` ��& ` ��& h � p Y$ � �$ �$
H 0 _$ O �$ � Y$
�&
�' �$ -�&
H ( D�& Y$ @ S�& � \�& �$ ��& h$ @ �9 P] ( j�& �$ p�& @ v: ��& ��& � 7 � P] � @ FO �$ @
U �$
�( 8 ��& �$ ��& * @ ��& �$ � ��& � � !& r9 ( ��& �$
�& a$ @ f$ �& * X 9� A � � Y$ � 9 k$ %�& @ 5�& � ` ( P] � @ D�& �G R�& �G @ W� H ^�& H l�& �G @ v�& ��& ��& ��& \ �$ ��& ��& ��& 9 ��& � Gr �& @ �& & � M �G �. �$ @ � $ @ $� �$ @ �& �$ @ �6 �$ � �e
�$ � �& �$ \�& �$ @ �& �$ � j�& �$ W�& �$ @ �5 �$ � �& �$ �& �$ � D� �$ �! � �$ �! �� �$ # %�& �$ @# O �$ & �� �$ �6 `� �$ �7 �B �$ @8 R �$ �8 .�& �$ �: 3�& �$ ; �$ ; �; �$ �; � �$ @< ?� �$ @\ j5" �$ @� 8�& �$ @� �M �$ �� �F% x$ � D�& �$ �� �m g$ �� G�& �$ � T�& �$ @� �$
�3 V�& �$ d�& 0 � u �/ u @ r�& u � {�& u � ��& u �A A @ � . A @ H ��& �$ ��& �$ � ��& �$ � ��& $ "& f% ��& 2$ �3 �$ 9 ��& �8 ��& �& @ �& � $�& � 5�& � C�& � S�& =$ \�& >$ {e @ ^' P Ϭ Q$ X �> x h�& � s�& � ~�& � ��& � ��& � ��& � ��& � ��& � ��& � ��& � ��& � ��& � ��& � �& � �& � �& � %�& � 0�& � ?�& � A � �% * � ��& �$ K�& �# � S�& P$ A � � @ @ Z�& � �� � e�& � z�& � A � 8 A � ��& 7 @ � 7 � ��& 7 @ "B 4 ( �" �$ O % @ ��
� �� 9 �
�% �$
g% �$ ( P * �� * ��& * ��& A � @ ��& ��& �& �& .�& @�& R�& b�& ��& t�& * �7 ��& * o % ��& @ ��& H ��& �a ��& 9 ��& A � ��& ��& ��& @ ��& ` ��& � ��& � �& %$
& 0 �J � A � � �& x �� �# M <H @ P�
% � #�& % �
% � �( <�& � % % F�& �: % � a @ Q�& 4 � [�& n�& ��& ��& ��& ��& ��& � Z 7 � % � ��& % � �& �� % �& � @ 8� % � �& 4 @ T� b � ѥ
�E � � �E '�& � � .�& �E =�& S @ I� * � G�& � � S�& 1 � f�& � s�& 8 A � � % @ ��& 7 � ��& % ��& � @ % ��& ( �" +% ��& @ ��& 4 ` � <" � ��& ��& ,% @ ��& � ��& 6 @ ��& � �& � �& �& -�& V� 7 � 6�& � @ D�&
` �� � � O�& 4 � dv * � V�& * � b�& * � o�& * � UM % % % }�& � � �E #/ �E M 1 � �E @ � % � A � � A ��& �E � ��& � � % Z 7 @ � % � ��& % �� @ % � �1 b � ��& 4 � ��& % � ��& % � �E @ ��& � ��& � ��& 1 � % ��& ��& �& +�& E�& ( [�& "% g�& $% @ o�& &% � |�& (% � ��& *%
%
�E !% % % %
�E !% #%
% !% %%
!% '%
!% )% % % ��& � ��& ������& ��& �& !�& ?�& \�& 7 j�& 7 x�& 0% �& 1% u% v% ��& ��& @ �& m� @ �� 2% �� 3% �& H�& �& @ �� -% ` ( �x# �E ,G @ � � �& 7 � ��& @ lZ �m �� �# � �i P% ��& �# � � � ��& Q% � ��& R% @ @ ��& � ��& � A
��& 7 @ �` � �& S% � �& K% @! �& T% �# p� L% $ .U M% �& E�& N% �( �& O% ) ��& @) -�& * �) B�& U% �) 7% �#
�# :%
�# <%
�# -% >%
�# @%
* �# B% �Y * . @ � F�& � M % �i �# ,0 @
) �E � S�& D% � ^�& � r�& * � ��& I7 � ��& K � Z � � �� 7 �1 7 ��& �E �` �% ,G � @ P � 7 � � A � �
) J% � ;�
@ ��& * ` P ��& 7 ��&
� ��& � � ��& 7 @
�& �& 7 @ (�&
� 8�& * � K�& �< W�& H$ @ f�& * �#
O$
O$
F%
D$ % E% }# �# &$ �# �& � _ ?I h� �# o h% @ s�& p ` �1 �# � �: � �P �# @�& �# @ � * � ��& i% � ��
:
��& @
� d @ �& ��& ��& �� p @ p ` ��& 0 r: } �� p @ �� p ` � d � � [ � ��& \ �O �# @ ��& ܋ * ��& * ��& * ��& * ��% * a� �E @ ��& b � ��& ��& �& �# @ ��& �
�& �# �
�# �& '�& �# �& P @�& [% � . � � P�
8% �& '$ @ -�& l% � �& _% 8�& AI �' �E @ B�& k% � G�& 7 � �
% @ � 7 � ;�
� i * @ S�& * H _�& P k�& � �# {�& ��& @ ��& ` �& � ��& �# A � @ . �� � ��& � ��& 0% � ��& � �& ��& |% ��& @ �& '$ � @ � �� �# � A � ��& � �& y% @ CI � ��& ��& ��& ��& ��& �& �# �& � �& 0�& @�& � U�& e�& A Z @ m�& j% � "� �# � \%
z�& �& 7 �C A � � � ��& _� r%
n%
q% m% p% ��& ` _ % �" t% @ T 7 � ��&
o% ��& P �i �# � % @ ��& % � '� �# @ ��& * � ��& � ��& -% � ��& 7 ��& ( �i �# = @ � s% � ��& % � ��& z% � ��& � ��& � �& � 4 � �& � �& �1 ��& @ �& * .�& 4�& N$
w% x% m%
V% {% $ �# 2$ $ �# �# �# c% =�& k�& ��& ��& �& 6�& W�& q�& ��& ��& ��& ��& ��& �& *�& ;�& B�& I�& N�& R�& Y�& d�& n�& ��& ��& ��& ��& ��& ��& ��& � � ��& �����&
�& �& �& "�& ,�& ;�& � F�& ����Y�& f�& s�& ��& ��& ��& ��& ��& ��& ��& � ��& �& �& �& -�& ;�& I�& W�& d�& t�& |�& ��& ��& ��& ��& ��& ��& ��& ��& ��& ��& ��&
��& �& �&
"�& /�& <�& I�& U�& a�& m�& y�& ��& H _ � �& �# �*
��& ��& $
�% $
�% $
�% $
�% $
�% $
�% $
�% $
�% $
�% $
�% $
�% <" �' �% @
�%
�# �% �%
�% ��& ` _ �E �& 7 �
� ��& 1 � ��& - ��& ��& �& ?�& _�& ��& 0 ��& @ ��& ��& �& .�& W�& s�& ��& ��& ��& �& *�& V�& ��& ��& ��& �& 0 "�& @ A�& A \�& E {�& E ��& E ��& E ��& F $�& F M�& U m�&
U ��& ` ��& ` ��& ` ��& ` "�& p A�& p e�& p ��& � ��& � ��& � �& � %�& � 9�& V�& l�& ��& ��& ��& ��& ��& �% $ $ �& �& e � @ 5� ` ;� p �� � o � 2� * � k� * � �4 * � $ $ $ �%
�# ,�& >�& R�& f�& ~�& ��& ��& ��& ��& ��& �& @ \ �� ,�& LU ;�& �% @ �� ` F�& 6 �% \�& � m�& � v�& 6 �% <" � �# @ � `
�% �%
�% �# �# $ �% �% �% ��& 0 ��& * �& * ��& ��&
@ ��& $ � ��& $ � ��& $ ��& $ @ ��& ��& �%
�& �% @ �� �% �
�# %
�%
�# $H �% �$
�% �$
�% �$
�% �$
�%
�E �& � _ �E �& 7 �i �# � )�& � A � � ;�
� �% �% 6�& 8 L �m
) �E @ D�& �E � ��& I% � . P�& @ o � � ��& h �� �# ,0 @ � �E � �� @ ^ @ . � � � ^r
�� . _�& 0 �� o @ ` �% � P�& � m �% �% k�& H _ �# ~�& �% @ AI
��& P ��& �# _ �% @ �% ��& ��& ��& ��& ��& �& �& 5�&
K�& a�& w�& ��& ��& ��& ��& ��& ��& �& %�& ;�&
�# L�& T�& ^�& f�& n�& v�& ~�& ��& ��& ��& ��& ��&
��& ��& ��&
�& �& �& �& �& �& ��& � �# {�& ��& @ ��& ` �
�%
�& #�& <�& Z�& ~�& ��& ��& �& �& �& �&
5�& S�& S�& \�& e�& o�& w�& ��& ��& �% �% �% �% ��& �%
* X% �% �% �% ��& �. �% @
�% ��& <" � �% @ X �% � �� � Ҝ � �
�% �% �% ��& <" X �% @ �� �
�% �& �& ��& �& �# ��& �# �& �% o �% @ %�& P � �� . � �%
"
& �%
7
& �%
& �%
& �% �% �% 4�& ( �� !
�2
�& P L�& �& �# @ V�& � � a�&
� q�&
� ��&
� �
&
& ��& ��& ��& �& �& �& �& �& %�& /�& :�& O�& \�& @ ��
& & � i�& & '� � t�& ����~�& ��& ��& ��& ��& ��& ��& ��& ��& ��& �& �& �& �& �& �& �&
�& ν&
� _ H ��& h$ � �& T' (�&
@ �o * ` 8�& * h Gr * p A�& U' � M�& * �+ b�& * �+ r�& _ X$ W$ @ =� W$ � G� W$ � ��& W� j$ ��& ��& �& �& ��& P. � �& H _ �G � �% �3 . * �3 �& �3 ?� �3 �& �3 *�& & 4 @�& & �4 D�& �$ 5 ւ �$ @5 Y�& �H �5 i�& * �5 ��& * �5 T�& �' �5 ��& �' @9 ��&
�> mo �' ? g�&
@ ��& J @@ �& �' �A �& m � �& �H 0 �' �
�&
H �&
H @ �& w' � �& w' p �B � ��& � �& * � �& * � �& * � "�& * � /�& * =�& * L�& * Y�& * f�& * p�& * ( ~�& gH @ ��& � ��& * � ��& * � ��& �% ��& * �& @ �& * ` K� * h �& * p ��& * x � * �
�& * � �& * � ?� S' � A�& �' � �' '�& �' @! 6�& �' @* >�&
�* O�&
�* X�& v' �* _�& v' `+ h�& * , ��& * , q�& * , P�& * , z�& * , ��& * (, ��& * 0, ��& @, �& `, �& .& �, �&
@- �& `- ?� �- ��& �- �& �- �& �- .�& �' �- 8�& �' . A�&
�. K�& v' �. S�& * `/ _�& * h/ k�& * p/ w�&
�/ {�& ^' �/ ��& �% `0 ��& * �0 T�& s' �0 ��& �; � ��& ! � ��& ! � �& �
� �& �
� �& � �' � �& @� �& H� �& P� �& X� *�& `� 4�& h� B�& p� T�& x� e�& �� v�& �' �� � ) � ��& * � ��& * (� ��& t' @� ��& t' `� �& * �� �& * �� �& * �� �& �� Ȉ �' �� ��& � ' � ' * 0� ' * 8� + ' * @� < ' �% `� N ' �� d ' �% �� z ' �' �� ~ ' � � ' �' � � ' �' �� � ' �m ��
& +�& �� \' l� Y' @ � ' � �
� _ � ;W � ��& $ � _ H o �& '� & � ' @ 3�& P �M �& � � ' �& � � ' �& � ' �& @ � ' �& � |� �& � �A �& �A �& @ o� �& � ' �& � �& �& ' �& @ ' �& � ւ �& � -' ' �W ' @ 8' ' � N' ' � �Q ' `' ' @ �W ' � q' ' � �' '
�' ' @
�' ' �
�'
' �
�' ' �' ' @ t�& �% � ��& i$ � YC ' � ��& 0 �' �" �& @ � � ��& � F( �# %& � ��& '& @ �' � �' � ' A � @ �� @ ' H 6 d% $& @ e� $& � � $& � �A A �& 7 @ #' 7 � #& ,' 0 A� 8 W && @ 6' � >' � T> � � ~� @ $& �$ H' X' p' �' �' �' �' �' �' ' /' K' c' r' �' �' �' �' �' �' ' ' .' L' e' �' �' �' �' �' �' ' /' I' d' ~' �' �' �' �' �' �' ' +' @' O' PO ' X' *& +& @ �
` d' ,& � K� -& � r' v� �U H� ( �� A @ � . � �' � A � V` 2& � �G @ �' � �' 1 � � <" � @ �X �& @ A � � '� �& � �' 7 � �' @!
U 7 �! �' �& " �' * @" �' * H" ' `" ' S �" +' � �" k S �# =' $ �" �& �$ FK A % t� @% K' `% �: p% _' * �% � * �% i' * �% ' * �% �' * �% �' * �% �' * �% �' * �% �' �% �' �% �' & ' & ' �& @& ' �& �& �~ * �& ,' �& �& �� �& �) 6' �+ E' , V' , c' @, s' `, �' �, .� �& �, �O �& - �' � @- � �- �' > �- 1& �' H <" � �9 @ UM " �' �G @" � H �" �' � �" �' �# �' �$ N 7& % �' 9& @% �' �% �' �% ' 0& �% �� * * ' * *
0 5& 6& 3& /& 4&
5& 8& ' � � S / ' H 6 ' P C ' X P ' v :& �B ` \ ' � s ' � ' � � ' * � ' * ! � ' * " � ' �
�1 � ' ( � ' � 0 � ' H @ � ' * �
' �
' !
' k� @ �m * H �
* P -
' * X 2
' ` 6
' * h ;
' p D
' x T
' � i
' a � � 7 � r
' @& @ �� 3& � w
' 5& �+ � @& , � �G @, �� B& �, �
' 1H �, �
' * - �
' `
' !
' 7 @ �
' 9 � �
' O
�� 7 @ �
' E& � �� B& �
' * @ � � H ?& �
' ! �� _ �H UM �G � �{ L& �
'
@ �� 5& �
'
� '
� $ ' D& 0 ' D& 0 A � � > ' � � �� * � I ' * � b ' * � q ' � ' � � ' @& � � ' �
� ' x �. �H � � ' � � � ' 7 � � ' @ � bM � ' 7 � ' 7 � � ' � ! ' " ' @" 1 ' 7 @# = ' � �# I ' �$ A& U ' �
' � �
' 9 �S * P m ' * X % ` v ' * h { ' * p � * x � ' F � Oa @ � � ' � � ' � � ' � � ' � � ' * � � ' * � � ' C& � >& � '
' I&
' K& @
F&
�G B& E& H&
B& J& G&
'
)
' + 5
' N& ( � @ =
' `c P
� K
' �� _
' k
'
# y
' � �
' �
' �
' 9 �
' P& H �
' �
' �
' M& �
' 9 X �
' � � �
' � �
' �
' ) �
' ! �
' ' � ' �
' ,' � 4' �
' B' 9 F' ! �
' [' � c' �
' v' � �' 9 � �' � �
' �' � �' � �' � 0 �' Z& �
� �' �
' �o � �' ! �
' �' � �' ' &' 9' J' S' i' t' ' �' �' �' �' �' �' �' �' ' $' 6' H' Z' l' J' ^& �' _& " @ Σ H 4� P {' ` �� a& � O& �' ` � �' g& @ �' k& � �' n& � �' q& �' t& @ ' w& � ' z& � !' ~& A' �& @ O' �& � j' �& �
b&
e& f& `& Q& d&
e& i& ~ j& D R& S& h&
e& m& T& l&
e& p& U& o&
e& s& V& r&
e& v& W& u&
e& y& X& x&
e& |& }& Y& [& {&
e& �& \& &
e& �& c& }' 8 �' �' @ � � � � � � Oa � H� � �' � �' � c' � �' � E' � V' �
�& �' \ 'r � �' �' 0 �' 8 �� @ ` �' W � �' � � ' � ' � 8 � � X #' :' 7 @ M �& :� � B' D o �& U' �: �' l' {' �' @ �' �& �' �& :� � �' P � 9L @ ` �& � �' �' �' �' �' �' ' ' $' 4' D' Q'
_' n' }'
�' �' �' �' �' �' �' ' ' %' 3' C' S' c' u' �' N
N @ �' ( �� �& � @ � ` oJ � �' �& � <" � A � �& �' �' �' �' �' f. W� �' ; � UM �' * Xv �
@ � � �' � �M �N j� @ 6� � �' �& � A � b� :� �& @ ~N O � ' �& � � * � ' * � ' 1' @ C' � \' �& � l' �& � |' �& �' ` � � FK A � �' � �' * �' @ �' � � �' � �! �' # �' �& # �' @# ' �# �# )x �# 5x �# ' $ ' $ ,' @$ 5' � @< ?' 1 �? I' � �? V' 7 @ � * �@ ^' �& �@ d+ �& A �D �& @A n' �& �A x' �& �A �' �& B �' �& @B �' �& �B �' �& �B �' �& C �' �& @C �' �& �C �' �& �C �' �& D �& �' �&
�& � �&
�& �&
�& �&
�& �&
�& �&
�& � �&
�& * �&
�&
�&
�& �& �& �&
�& �& ' � UM �r � b�
@ A � � � * � ' * � (' � � 1' 7 � 5'
� Z 7 >' 7 � V` 2& Oa �& @ �� �& � @ � � H' �w * D� * Q'
� Z 7 >' 7 � V` 2& X' @ g' H �4 � A � @ 42 �e @ u' ; @ �' � �' �& T 7 �' � �& �' ` Z 7 �� �& � �&
�'
h �' �& �' �& @ �' �& � ' �& � ' �& (' �& @ 6' �& � P' �& � \' �& f' �& @ u' �& � �' �& � �' �&
�&
2& * �&
2& �&
2& �&
2& �& �& �&
2& �& �& �&
2& � �&
2& � �&
* 2& $ �&
2& �& �& �& �& M# �& �' �& �' � �' �' @ �' ` � �' � "� �# �' �# @ � AI � �� �� �' �' 0 �& � ' � ~ �k
�& ' 4 L� �& 2' �
�& �&
B' L� �&
�& �&
V' i' ~' �' 4 4 �' �& �' �& �' 8 o �& �&
�& �' �' �' ' %' =' d' �'
�' �' �' �' 0 �' @ �' L �z r �' �^ �' �' �' �' ' ' ' ;W 6' M ! b� 0 B' 2 K' 4 Y' 7 b' 8 t' : M < *M @ �' P �' X �' x �' � �' � �' � �' � �' � �' � ' �
' � ' � * ' > ' 0 Q ' P c ' p p ' � � ' � � � � ' � � ' � � ' � � ' � � ' � � ' � � ' � � ' 6 � ' � � ' � � ' � ' � ' � ' � $ ' 5 ' @ ' U ' \ ' ( k ' 0 p ' 8 y ' @ � ' H � ' X � ' ` � ' h � ' p � ' x � ' � � ' � � � ' � � ' � � ' � � ' � � ' � ' � '
' - ' = ' N ' 0 ^ ' @ v ' � ' � ' � ' � ' � � ' ����� ' � ' � ' � ' � ' � ' � ' � ' � ' '
' ' ' ' 4 ' A ' N ' ] ' l ' ~ ' � ' � ' � ' � ' � ' � ' ' ' ! ' 2 '
C ' W ' ~ �, � @ m ' ` | ' � � ' � *? �& � ' �& � �&
� � ' �& � ' �& � ' � _ 9H � ' �& � ' �& @ �& �
� ' �& � ~( !' �& !' *!' B!' X!'
�& �$ �& �& l!' �
_ �G ۞ �$ �> �{ ? ւ N' @? �W P' �? �~ -' �? |!' 1H @L �!'
�L v� �L '� E& �L �!' R' M �� L' @M �!' @N �& J' @O �&
�& �$ �$ H �&
�$ �$ H �&
^$ �$ �& !H & �&
�$ �& !H �&
* �$ �& �% �&
�$ �$ �&
�$ �& '
* �$ �$ '
�$ '
* �$ '
& �$ �& '
(
' �$ �& \ ' '
i2 ' �!' 0 �y ' �" ' @ �* ' � �A ' � �A ' �!' ' @
'
�& �% '
�& �% '
!H '
�& !H '
�& ' �!' "' "' )"' ( r
w�
��
@ <"'
` H"'
� �
� �� �& � O"' e"' * Y� * p"' * ( �A * u"' * "' * �"'
�"'
@ �"'
` �"'
� �"' �"'
#' $k * 0 ##' * 8 2#' @ # ` H o �& ` � r ւ "' @ �� #' � A#' � J#' � U#' � � f. � @ � $' � a#' � � ~� �G � �& �& �
n#' � �#' �H �#' �H @ �#'
� �#' � �#' � � ' * � �#' � �!' ' �#' ' �#' ' ` � ' �& !' � � <& �#' * $' &' �f '' h $k * �2 �� @ � ` �% * � $' * � ##' * � $' * � /$' � =$' � K$' * � W$' * � # � a� I: � ?: @ �#' (' 5O J< @ �. *' � k$' *' � O ,' '
�& * +' u$' � �$' 1H �$' 7 @ � )' � G�& %' �$' � �$' 3' �$' 3' @ �$' 3' � �$' 5' � �$' 3' �$' 5' @ �$' 7' � %' 9' � %' ;' -%' =' @ ?%' ?' � J%' 5' � Σ ]& W%' A' @ h%' C' � v%' E' � �%' G' �%' =' @ �%' I' �
.'
1' � 2' �%' _ & �%' �� Q' @ �� �' @z �%' �' @{ �%' �' �{ �%' * | � | � ' �& | &' i$ @| &' h$ �| '&' h$ �| �Y �' } ��& � @} 3&' @~ D&' * `~ l' `& �~ U&' * @ l&' �' � |&' �' � �&' �' � �&' �' @� �� ' �� 0'
1' ~ 4'
1'
� 6'
1'
e 8'
1' �% * :'
�& * <'
* 1' �& >'
�& ~ @'
�& A . B'
�& A . D'
�& * F'
1' �& H' �&' � �&' K' � @ @ �&' � �&' @ �&' * @ �&' * H �&' * P K� X '' * ` '' * h �' � {' � '' � $'' 4 � 1''
� ��& �% � E'' �% � /' � W'' 5& m'' � @ v'' � �'' � �'' �
* �& M'
�& �& O' �'' ; �
�'' & �'' �
@ ��& ` � ' h �'' * p �'' * x �'' * � � ' �
� �'' � (' � (' � � "(' 9 � 4(' > � C(' }` � Q('
b(' t
@ o('
� ~(' �; � �(' * � �('
� �('
� �(' �; �('
r
�('
@ �
` �P ;& � �� 3& �(' @1 )' `1 �� �' �1
)' * @7 )'
`7 %)' �& �7 8)' �' �7 E)' A& �8 M)' �' �^ c)' �' �^ t)' �' _ �)' �' @_ �)' �' �_ �)' �' �_ �)' �' ` �)' �' @` �)' �' �` �)' �' �` �)' �' �b �)' J �c �)' * e *'
e *' * @e :*'
`e H*' * �e T*' * �e `*' �' �e �#' �' f d*' �m �B �$ �m Q' ?� $ �%
s*'
v*'
@ �
` �
� ]�
� ��&
� ��
�
& q$
( � H �� ;H @ �� � �� � ;W � Ƴ eH � ճ fH �
� hH y*' � �& iH 0 V' � �*' Y' � �*' Y' @ W
�& � �*' � 1r * � �*' * � �� �*' �*' @ �*'
` �*' [' � �*' � �*' �& � �*' gH �
+' +' @
W' �& +' � _ kH ,+' �& @) �1 �% `) � �% �) 7+' * �) R+' �) %@ �' �) j5" �$ @* E� �' �* Z� �' �* d� �' + b+' �' @+ m+' �' �+ z+' �' �+ �+' �' , ւ �' @, �+' �' �, ��& �' �, Ѷ �' - �+' �' @- �+' �' �- Z' �& �+' �
S �+' �+' _' �+' � �*'
� ]'
�+' �A * ,' ,' @ ��
` ,' � !,' h T�& b' /,' * >,' * ( K,' * 0 [,' * 8 `'
j,' w,' vM @�
�A * ( �,' * 0 �,' * 8 �,' c' �,' c' @ �,' � T�& f' �,' f' �,' c' .�& d' @ �,' * � c'
�,' � *� h' �,' * �& e'
�,' J T�& �$ L: j' � �5 @ {�& * H �$
�,' L� ; �,' " T�& �$ L: �$ � ��& �$ � {�& * � ��& * � ��& * � -' a' -' a' @ � :� g' -' g' �& -' & M -' o' @M )-' o' @N &
� :� �$ -' i' � -' i' 5-' k' P z :� �$ -' l' � -' l' � � @-' m' D-' n' ��& p' �& q' H-' � r' \-' * @O p-' �-' �-' �-' �-' $ �1 �-' �-' @ �-' ` .' � .' � .' � ,.' � 8.' F.' f�
U.' \.' @ c.' ` j.' � q.' �.' x' �.' / � �.' / �
�.' �1 �F �.' ( �R � 0 �.' {' �.' |'
�.' ( �1 �F / �.' �9 P z' � ( �.' y' �.' }' �.' , ~' �.' * @ � . * �A * ��
H @ ��
H � ��
H � S 5H �.' 5H � �� 5H �
� hH @ � �.' p$ /' u' /' ' %/' � �R �' �� p$ @ v$ �� � �m 3/' >/' @ � gH �% * � O/' * � Z/' c/' �A l/' �" i @ &j
i �� i M i � p/' .& � � t/' * �/' * �/' -� ւ
n 0 �A * �/' * �/' �/' �/' 0 �/' @ �/' P �A * �/' K' �'
�* �/' 0' 0' ;0' X0' u0' �0' �0' �0' �0' 1' 1'
81' S1' n1'
�1' �1' �1' �1' �1' A � �1'
�5 �' @ h @-' a' ��& i' �& l' h . �' � � � �1' �' � 2' � 2' ��& �% -2' v' @ 12' v' � 72' G2' 1 @ V2'
� ^2'
� f2'
� _ u2' � @
�I
�'
[' �'
[' �& �' X' �'
[' �& �'
* [' �& �'
�$ �' W' �'
�& �' �'
[' �& �' * �'
[' �' o )& +�
z2' �2' & �2' �' %)' �& � M# �& � �2' ( 3� �2' @ ̍ P �� ` � p �2' =& � �2' @ � �2 �' @ �2' * � �2'
� �2' � 3' 3' * &3'
83' �% A3'
I3' � S3'
h3'
^ '
@ 3'
` �3'
� �3' � �3' * � h�& * � �3' � �3' �3' 1 @ �3' h$ � �' � 4' �% � 4' * 4' �& '4' �& X 74' E4' U4' g4' ! � A � mo q4' * ~4' * ( �% * 0 �� * 8 � �% @ ;�& �% ` . * � � � 2' � �4' * � �4' * � �4' * � �4' * � �4' * �4' * z�& * �4' 5' �' !5' 1 @ 45' 1 � >5' * � P5' * � ^5' � �& � o5' * � �5' * � �5' * ��& �5' @ �5' � �5' @ �5'
+�
�5'
@ 6'
` �� � 6' * � &6' * � ;6' * � �'
�' H6' � _ & � �% � 1' @ � �& �
R'
�'
R'
�'
& R' �'
& R'
�'
R' �& �'
R' �& �'
R' �'
R' �& �' ]6' k6' }6' �6' . * �6' * S (& �M �' @
� 1' * �' �(
�$ �& w 0 �'
�$ �& A 0 �'
�$ * �& !H �'
�$ �& �' �& �& �& �6'
h _ U$ �� _$ � �� _$ ` �6'
��& � �& � � �% � �6'
� �6' �6' *
�'
& 7' ��
7'
7' ,7' :7' H7' V7' d7' r7' �7' �7' �7' �7'
�7' �7' �7' �7' 8' 8' .8' D8' [8' l8' ~8'
�8' �8' �8' �8' �8' �8' �8' 9' 9' (9' 89' J9' �' �' & �' \9' v�
�& � j9'
� _ U$ y9' �' � �9' @ �6' H �9' P �9' ` �9' * p ��& � � ��&
�9' �
�' �'
_$ [�& �9' �' �9' �' @ �9' �' � �9' �' � �& �& :' �L 0 u
@ i H
�# �' _$ �'
�# �' �% �' �'
�' �'
�' �$
�' �$
�' �$
�' �$
�' �$
�' �$
�' �$
( �$
( �' �' % :' ':' =:' `:' ~:' �:' �:' �:' �:' ;' #;' E;'
p$
.&
v'
w' ( ( (
( e;' w;' ~;' �;' @ �;' �;' �; �A �;' �;' �;' �;' �;' �;' <' <' ,<' G<' a<' }<' H"' �<' �<' �<' H"' �<' �<' �<' � ( �<' ( �<' ( �<' ( �& ( 3�& (
( �!' �% ( �� @ �<' H ( ? � =' ����=' !=' '=' -=' 3=' 9=' ?=' E=' K=' Q=' (
( (
( (
( (
!( (
#( (
%( (
'(
i$ 9�& �P @( 9 j$ @ �
� _=' * � j=' � w=' �=' �=' �=' �=' �=' �=' �=' �=' �=' �='
�=' >' >' +>' C>' Z>' q>' �>' �>' �>' �>'
�>' �>' �>' Z 0( � @
.( )( �� ? ,( � ' ��& 1( �<' 2( � 1( ?' 3( ?' <" {�
7( @ �1 -( � 4( �
5( /( !?' Z :( � @
8( 6( ??' � �" >( �j ?( @ T?' � j� � b?' � u?' � }?' � �?' � ϱ �
;(
�* =( 9( <( �?' �� o �7 (
A( B(
C( �?' $ �� & �?' & �?' �& @ �?' �& ` �?' i$ � �?' i$ � �?' i$ � @' i$ � @' i$
E( F(
G( F(
I( F(
K( j$ k$ F( O( B( & % @' � %@' ����2@' <@' F@' P@' Z@' d@' n@' �@' � � �@'
/& �@' �@' �@' �@' �@' A' +A' MA' V( &
_A' fA' Z(
&
;& qA' ~A' �A' �A' �A' �A' B' HB' fB' �B' �B' �B'
A& �B' �0 '� E& C' ` @ C' H !C'
` w�&
� a� * � ,C' * � 8C' _( � � 7
a( RC'
P _ �H �� B& � lC' � ~C' d( �C' . @ �C' � �C' 7 � �C' @ � H �C' [( ` H �C' � �C' �����C' �����C'
D'
�& D' � _ �G R�& e( D�&
g( 9D'
AD'
ID'
UD'
aD' |�
��
tD'
@ �D'
` � i( � �& j( � �D' �D' �D' UD' � c( f( k( v' `( b( a( ;& g( l( E& �$ \( h( B& m( ]( � ' @ "B � 4 �* ( @ �# @ = � �~ �D' �� fr �D' * � _ & �D' �( �D' �( @ �D' �9 � E' �9 � %)' �& �( @ j * P u�
` E' � ��& � #E'
� ۏ n � �
/E' 8E' ( CE' 0 b� 8 RE' * @ K' H ^E' ` hE' � qE' � zE' � �E' � �E' ' ' �E' 0 �E' @ �E' P �E' ` �E' p C � �S � �E' � �3' � 3' � ' � N ' F' �3' 1 @ �(
�( %F' 8 _ n �D' �( '� & @ 5O n � h$
�( -' ��& 4F' �(
�$ �& �( CF'
H f. A UF' � @ \F' � � cF' 7 � jF' 7 qF' �9 @ zF' �9 � �F'
�
� �F' * ��& �
�9 �F' �! �F' �! �F' & " �F' �( @" �F' �# �$ �F' �F' �F' �F' �F' �F' �F' �F' �F' �F' G' G'
G' G' !G'
'G' -G' <" �
�( @
�( �(
�( �(
�( �(
�( �(
�( �(
�( �(
�( �( �(
�G
�& 7G' KG' dG' }G' �G' �G' �G' �G' �G' H' �
'
�( �(
�( �( �& �' �G �( J' � �&' � ~�& H' �$ +H' ' @ �(
* �% @H' �( �(
�$ UH' �( �(
�% l
�( �$
l( �(
v$ gH'
wH' �H' �H' �6' �H' ( �H' 0 �H' 8 �H' @ �H' P �+' ` �H' 8 _ U$ �H' � � �H' @ �m �( P
I' @ _ U$ -' �( � �
@ I' � D�& � �6' � %I' * � &
�( q$ �( �(
�' �' �' �
+
�( �
�
�( �
�
�( �
�
�( �
Y
�( �
�
�(
:& 1I' 5O
.O
?O
@ �a �$ � =I' 5O
.O
?O
@ NI' � ` WI' S x �a �( �
R' �( fI' �a �$ vI' �( @
�( �{ �(
�( �(
�(
�( �( �( �I' �I' �I' �I' �6' � �I' 1' �� �( @ A � � �I' h$ � �I' � �I' � �I'
@ �I' * ` � � S �( � �I' �( � �I' �( �I' �D' ( J' J' %J' 5J' DJ' SJ' @ dJ' �( tJ' �( @ �� �( � �J' �( � ւ �( �N �( @ `\ �( � �' �( �
�(
i$ �' �(
�' �(
* �' �(
�' �(
* �'
�( �( i$
]'
^' ^' �( �(
�u
�(
X
[%
^% .�& �: �1 �J' � @ �J' 7 � �J' 8 �� � @ �& � � T� � �� � _�& �� l m @ �J' ( �� �� @ ` ~ � m � �J' h _ �# vM 7 @ �J' � �J' 8 P. � @ Ψ � � A � �� $ Y @ ) �
) %& K' P @�& ]% UM � K( X � � d @ k% �( �( ) �( ) ) �( ) �( d K' !K' <" @ �� ` 0K' 0 _ ) �� � �� � � m HK' ��& eK' uK' �� 0 {K' 0 �� �� @ �K' P T� ` � �K' � �j � m �K' �K' �� m @ �K' ( �� �K' @ �� ` � m � �K' L' L' 5L' SL' pL' )
) )
�# �# * )
) )
) ) ) ) )
) �L' $ �L' �L' JW ( �L' 0 �L' @ �L' � �L' � � \ $) ��
&) �� M' M' (M' 3M' <M' DM' PM' jM' �M' �M' ! ! ! @ #! `
+) �M' ! ! ! @ �M' ! ! ! @ #! `
.) �M' � �M' 7 �M' 7 � .� �h K( X � � d @ ��
� �M' * � N' X l� I$ p� 0) � �� N' �< @ w� ` N' p ��
x �` � "N' � ��& � eK' � .N' � AN' * � ��
LN' ]N' oN' �N' �N �N' �< @ �N' ` �� � N' � ��
� ��& � eK' � 1) $ 4) /) $ 2) ,) -) �N' ` �N'
�N' �N' �N' @ O' ` 9 � O' ~ @ W� ` O' v� � 0 1O' � DO' �+ RO'
gO'
zO' � �O' B) 7W � �O' � �O' @� JW `� .C �� �O'
�� �O'
�� �C �� �O' �� �O' n � �O' n � P' �- � 2 � ?)
P' )P' ?P' 7W @ TP' ` JW 9 � bP' @ sP' E) C)
{P' �P' �P' @ �P' ` �� 9 � �P' � �P' �� 6 @ �P' H) F)
�P' <U ��& A) g� =) � Q' @) � Q' D) � Q' G) � L) J) � >)
$ @) I) � �# �� *
N) O) O)
$ +Q' =Q' SQ' mQ' Q' �Q' �Q' �Q' �Q' R' *R' 8R' VR' uR' �R' �R' �R' �R' S' AS' iS' �S'
�S' �S' T'
8T' ^T' �T' �T' �T' �T' 1U' `U' {U' �U' �U' �U' V' V' /V' UV' dV' rV' �V' �V' �V' �V' �V' W' $W' \ ?W' W) K� SW' Y) `W' X) Z) uW' � �W' �W' @ �W' � ! �� Rq �W' 6 \) �W' �[ ` �W' - �W' [) X' E @ X' ]) /X' � ' CX' _) ( SX' w �
^) �& p <" } \P �# � ��& � �� � ,0 � lX' ��& l) @ ��& p) � zX' � �X' �& m) @ �X' * � �� o) � �X'
# V� r) @# �X' , �X' ��& @ �X' ` �X' � Y' � Y' � Y' � %Y' -Y' 7Y' @ AY' VY' YY' 8 }Y' �Y' 0 6 d) �Y' f) @ c)
�Y' � �: � �Y' @ �Y' ` l� � �Y' @ d- Mf S �Y' �Y' g) �� h) z j) Mf @ �; Rq h)
Z' �
) * #/ * ( �& H�& �& �& �1 @ �: � \ @ �Y' n) �; Rq ` q) |) k) 'Z' 4 � �& e) s% i) b) s) 9Z' h �s �E 0 y) EZ' �E @ OZ' 7 � �# x) �o �� Z' XZ' �: � {) @ eZ' � � � �
&
}) �
(
) �
�
�) �
/
�) �
1
�) �
-
�) qZ' �L
�&
�) �)
2
�) �)
c
�)
g
�) }Z' �' z K* | @
�) �)
�) �Z' �* �)
�)
�) �) �Z' h �0 � P. � 8� \ @
) �E � �� �) � � �E �& � � �" �) �) F% �)
c% �) �%
�) �Z' ϓ �
) �% @ �
� � � � �Z' ϓ � � . @ � P�
8% � � � �Z' 0 ϓ � "� �# @ � . � [' � [' � � � $[' * ` � � h 6[' ϓ � \P �# @ ��& ` uK' � �� � }Y' � T[' � � � � ^[' 0 ϓ � � @ }Y' ` T[' � � ;�
�
) ��& @ � � � {[' ϓ � � @ }Y' ` � � p �[' ϓ � 0 @ � �
) z) � � � �[' 0 ϓ � l� H$ @ �< � P. � � _ @ � � � �[' ϓ � P�
8% @ �< � � � � �[' ϓ � \' @ \' ` � � p� � � � � � � \' ϓ � uK' @ 8 ` � � � � \' � � � � /\' e\' �\' �\' �\' �\' ]' @]' `]' ]' �]'
y �]' �) �)
A �% 9L � � �) ^' �) 9L � � �) 2^' �) 9L � � �) \^' �) 9L � � �) �^' �) 9L � � �) �^' �) 9L � � �) �^' �) 9L � � �) _' �) �)
A �# 9L � � �) +_' �) �)
A �# p p * 9L � � �) @_' �) �)
A �# 9L � � �) __' �) 9L � � �) �_' �) 9L � � �) �_' �) 9L � � �) �_' �) 9L � � �) �_' �) 9L � � �) "`' �) 9L � � �) C`' �) 9L � � �) f`' �) 9L � � �) �`' �) 9L � � �) �`' �) 9L � � �) �`' �) 9L � � �) �`' �) 9L � � �) a' �) 9L � � �) .a' �) 9L � � �) Wa' �) 9L � � �) ta' �) 9L � � �) �a' �) 9L � � �) �a' �) �)
A V% 9L � � �) �a' �) 9L � � �) �a' �) 9L � � �)
b' �) 9L � � �) )b' �) 9L � � * Ib' �) 9L � � * jb' �) 9L � � * �b' * *
A q% 9L � � * �b' * 9L � � * �b' * *
A z) 9L � �
* �b' * 9L � � * �b' * 9L � � * c' * 9L � � * 2c' * *
A H$ 9L � � * Ic' * 9L � � * dc' * 9L � � * yc' * 9L � � * �c' * 9L � � !* �c' * 9L � � #* �c' * 9L � � %* �c' * 9L � � '* �c' * 9L � � )* "d' * 9L � � +* Ad' * 9L � � -* ^d' * 9L � � /* �d' * 9L � � 1* �d' * 9L � � 3* �d' * 9L � � 5* �d' 8* 9*
A 8% 9L � � 7* �d' 8* 9L � � ;* e' 8* 9L � � =* #e' 8* 9L � � ?* <e' 8* 9L � � A* Te' 8* 9L � � C* xe' 8* 9L � � E* �e' 8* 9L � � G* �e' J* K*
A 9L � � I* �e' J* 9L � � M* f' P* Q*
A 9L � � O* "f' P* 9L � � S* �) �) �) �) �) �) �) �) �) �) �) �) �) �) �) �) �) �) �) �) �) �) �%
k* �%
m* �%
o* ;f' H �� . @ L � � �� � � W� @ �K' � }m � m � q* Rf' � �� af'
s* gf'
yf' s* �f' s* af' @ �f' * H
u* % v* u* s* t* �f' � �f' �����f' �f' �f' �f' g' /g' Ig'
�$
%
�' bg' �# rg' wg' g' 0 �g' @ �g' P
�* �g' �
�* �g' j �~ �* �g' �* �g' �g' �g' ( �g' 0 �g' 8 �g' @
�* �*
�*
h' h' "h' *h' 8h'
�* * �' }* �$ �* ~* �* �* �* �* �* �*
&
y'
}'
' �*
�* �*
�* �*
�* �*
�* �*
�* �*
.
�* �*
�* �* }' �* ' y' �* �* ��
�* <" +> � @
�* �*
�* b$ x$
*( Ah' Ph' Xh' `h' hh' ph' xh' �h' �h' �?' ( �* �h' �* @ �A �* � �A �* � � �* �h' l� & JO & �h' & @ mo & `
�* �*
�# n$ �*
* �# n$ �* �*
i
&
Q'
k( �' =& .& �*
Y)
�* �* �* �/' 8 �1 �* �h' �* @ � �$ � @ �h' ` �h' � �h'
� �h' Y� e l� Y' @ Ug . � �h' � i' ����i' i' i' i' �*
b%
�& /i' <i' Gi' Qi' ]i' li' AH
�* AH
�* �K �x% � �i' �i' �i' �i' � �i' �* @ %! CH � F�
� �i' � �i' �* �
�* �*
�* �i' �� �� �i' @ �i' `
�* j' _ �E j' �& � �* �* �& �* �& �& �* �* �* (
�* �*
�* �*
�(
�( �* �*
u' �*
�* �*
�* �*
�* �*
-
�* �* u'
�%
�% � #j' +
c'
e'
g' 6j'
( Dj' * Lj' * Tj' * �,' * �� � @ _j' ` pj' � �j' � �j' + � �j' + � �j' �j'
+ �j' �6' �j' �j' * (
+ +
+ +
+ +
+ k' ��& P. @ � P k' -' o' k' o' T�& g' + + + g' e' c' + + + + +
�# �� �# "� �# �& '$ a� �E {�# i% � . _�& o h% &k' +
� A "� �# =k' !+
� A "� �# [' p [' p $[' * Ok' #+
� A �i �# fk' %+
� A
) �% �k' '+
� A \' \' � p� � �k' )+
� A uK' 8 � \' � �k' ++
� A
) z) �k' -+
� A g� V% �k' /+
� A Oa q% l' 1+
� A P�
8% -l' 3+
� A l� H$ ?l' 5+ Rl' �
Oa q% nl' 8+
�� �& �� !H �l' :+
�F' �# '� & �
. �l' <+
�F' �# '� & �
. f. �O * �l' >+
�F' �# '� & �
. f. �O * �l' @+
�F' �# H 0 SH �l' B+
j' �& Za �* 2' m' D+ m' D+ +m' !+ Gm' #+ ^m' %+ �m' %+ �m' %+ �m' %+ �m' %+ n' %+ 9n' %+ Xn' %+ }n' %+ �n' %+ �n' %+ �n' %+ o' %+ ;o' %+ eo' %+ �o' %+ �o' %+ �o' %+ �o' '+ &p' '+ Vp' '+ �p' '+ �p' '+ �p' '+ q' '+ Fq' )+ mq' )+ �q' ++ �q' ++ �q' -+ �q' -+ r' -+ %r' -+ Hr' /+ er' /+ �r' /+ �r' /+ �r' /+ �r' /+ s' /+ #s' 1+ @s' 1+ ^s' 3+ ys' 3+ �s' 3+ �s' 3+ �s' 3+ �s' 3+ t' 3+ 1t' 3+ Kt' 5+ bt' 5+ zt' 5+ �t' 5+ �t' 5+ �t' 5+ �t' 5+ �t' 5+ u' 5+ 9u' 5+ Zu' 5+ tu' 5+ �u' 5+ �u' 5+ �u' 5+
�& �% � v) v' �+
�& �% �i �# � v) +v' �+
�& �% �i �# Bv' Kv' �+
� A "� �# \v' �+
� A "� �# [' p [' p $[' * xv' �+
� A �i �# �v' �+ �v' �+ �v' �+ �v' �+ w' �+ Hw' �+ jw' �+ �w' �+ �w' �+ �w' �+ �w' �+ x' �+ ?x' �+ lx' �+ �x' �+ �x' �+ �x' �+ y' �+
� A
) �% +y' �+ Wy' �+ �y' �+ �y' �+ �y' �+ z' �+ Dz' �+
� A \' \' � p� � wz' �+ �z' �+
� A uK' 8 � \' � �z' �+ �z' �+
� A
) z) �z' �+ {' �+ 7{' �+ V{' �+
� A g� V% y{' �+ �{' �+ �{' �+ �{' �+ �{' �+ |' �+ 2|' �+
� A Oa q% T|' �+ q|' �+
� A P�
8% �|' �+ �|' �+ �|' �+ �|' �+ �|' �+ }' �+ <}' �+ b}' �+
� A l� H$ |}' �+ �}' �+ �}' �+ �}' �+ �}' �+ �}' �+ ~' �+ 0~' �+ K~' �+ j~' �+ �~' �+ �~' �+ �~' �+ �~' �+ !' �+
�� �# �& �# �& �% J' �+
P "� �# ~ �� . \' �+
�# �� �# �& '$ P�
8% � . P. � _�& o h% i' �+
�� �# "� �# ' �' �+ �' @� �' U�
"� �# �' �+
�# �� �# P�
8% ��& �� ��& �# �' �+
��& �% 9� �E f. w � . �' �+
* �� �) �' �+
z ' �' �� �h'
*�' �+ <�' �
�� �# "� �# P�' �# ' �� � e W�' �+
�F' �# T�& d �5
��
`�' �+
�& �% �i �# r�' �+
�� �# �' �+ ��' �+
* z ' �' ��' �+
1' �� �# � ' �& ��' �+ ր' � �' �+
�� �# ��' n$ �' , !�' ,
* �� �# ��' n$ @�' , `�' �+
� �& Mf �% o�' ,
�� !H �2 ��'
,
�� �* � '
��' �* ��' ��' �,
�
W
�* ��' ,
�� �# �& �# ā' #) �� �K' ȁ' ,
. ��& K) �' ,
. �& �# ��' , �' � #�' , C�' ,
* �� �# ? ,( �� �* �� * b�' ,
۞ �$ �� * W� w�' , ��' , ��' , Ƃ' , �' ,
��' !H �
�' ,
�� �& �� !H �2 #�' !,
� �& �"' 8�' #,
� �& Mf �% F�' %, Z�' R� n�' � ��' �
�& �% �i �# ��' *,
UM �G ^� A ��' ,,
. W� L Ń' ., Ѓ' #+
�'' R' � n( �' �$ .� o( O�&
�'
�' 1,
�'' R' �' �$ .� o( %�' �'
7�' 3,
$H �& �# �, e O�'
\�' 5, q�' 5,
A ��& �# ��' 8,
�& �# \P �# ��' :,
�� �# �i �# �r * ��' <, ��' <,
�� �# �i �# Ԅ' �r * ބ' ?,
�� �# �i �# �� ��'
�r *
�' A, %�' ��
�& �# 0�' �E 9�' D, b �
* q� �* � CH R�' G,
�F' �# 2' Za �* k�' I, }�' {�
�# �& �% }Y' ��' L,
��& ( � & ��' N,
��& ( �� & ��' � & Dž' �� & υ' P,
��& ( �� & �� & � & ݅' R, �' , �' , )�' , H�' �+ _�' �+
�F' �# o�' Y,
�� �# ��' [,
�� �# �� �* ��' ],
� �& ��' _, ͆' _, ��& � �' ,
��& K) ��' d, �' d,
�i �# Oa q% � '�' g,
�i �# >�' i, R�' i,
l�' !% t�' l,
�i �# ��' n, ��' i, ��' 8+
* �i �# χ' r, �' i,
�E l�' !% �' u,
�i �# �& �' w,
�i �# H�& 7�' y,
�i �# �� -% Z�' {,
�i �# �& v�' }, ��' i, ��' *, ��' n, ӈ' n,
% l�' !% �' �,
�i �# Ɠ �# �' �, .�' d,
��& K) F�' �E ��& �# Q�' �, g�' d, y�' d, ��' d,
M �G �i A ��' �, �P' d,
�& �# �3 :) ��' �, ˉ' , �' , ��' , �' , &�' ,
�� �# ��' n$ F�' * W�' �, ��& � v�' F� ��' , ��' , Ŋ' , �' , �' R� �' � -�' �� ;�' �� R�' �� l�' �� ~�' R� ��' � ' � �' R� �' � %�' R� E�' � e�' �� v�' R� ��' � ��' � ��' R� nj' � �' � ��' R� �' � 6�' � T�' R� p�' � ��' � ��' C� ȍ' �� �' � ��' R� �' � :�' �� Q�' �� i�' R� ��' � ��' � Ď' R� ' � �' �
�' R� '�' � A�' �� R�' �� `�' R� p�' � ��' �� ��' �� ��' �� ��' �� Ə' , ݏ' !, �' #, �' %, �' , 9�' , X�' , o�' !, ��' , ��' #, ��' , Đ'
, א' %, �' , �' ,
( �F' �# ��' �* !�' �,
�� �$ 1� �' 3�' �,
�F' �# ��& �9' F�' ( S�' ( `�' �,
�� �# �3 �* t�' �,
�� �# w� �* ��' * ��' �,
�F' �# �9'
��' �,
�� �# ��' �,
�� �# ڑ' �' �,
�F' �# �9'
�'
�' �,
�F' �# �' �, -�' , N�' �+ b�' *,
�, \ � \ �� �I � '
;W � p�'
� {�' �,
�, \ � \ �i' �i' b ��' p�'
� ��' �,
* ^$ ��' �,
( ^$ ْ' �,
�$ H � �$ �' �,
�( ^$ �' -
u( ^$ � �& +�' - T�' �, r�' �, ��' v�
� H ��' -
' H ɓ' -
^$ � �$ �' - �' � #�' � G�' � k�' � ��' � ��' �
�~ �( ֔' -
�
J< �' -
� �& �' -
� �& 4�' - V�' -
��' !H {�' - ��' :+ ��' -
� �& � ŕ' - �' - �' -
�� !H "�' -�' 6�' $-
�� !H � O�' &-
� �& � �% m�' (-
^$ ۞ �$ �� �& �� !H ��' *-
^$ ��' ,-
^$ ��' ~ ��' .-
�� �& ؖ' 0- �' 0-
�' ( �� �& �' 3-
X$ W$ .�' 5-
W$ X$ E�' 7-
�F' �# ^�' 9- l�' �+
�F' �# �' ( }�' <-
�F' �# �� �* ��' >-
�& � �$ ۞ �$ ��' �* ��' @-
�F' �# �� �& ۞ �$ ԗ' B-
�F' �# '� & �
. �' D-
�F' �# '� & �
. f. ��' F-
�F' �# �� �* �' H-
۞ �$ .�' �* 8�' J-
�& � �$ ۞ �$ V�' �* d�' L-
* �F' �# �' ( ~�' N-
�F' �# �, \ � \ �� �I � '
� ;W x� ��' P- ��' ,-
^$ � �$ ј' S- �' S- �' ,-
�& �' W-
� �& ۞ �$ 3�' Y- R�' - n�' � ��' -
* � �& ��' ^-
�% � �& ��' `-
�� � � �G љ' b- �' -
* ^$ � �G ��' e- �' H� 2�' � M�' ^� j�' :+
� �$ ��' k- ��' {x ��' e�
�� �$ Қ' o-
�� � � �$ �' q- ��' R� �' ��
�F' Z% %�' u-
�F' �# '� & �
<�' w-
�F' �# ۞ �$ P�' y-
�� �( �1
n�' {-
�F' �# ۞ �$ ��' * ��' }-
۞ �$ �� �& ��' -
h$ ۞ �$ ؛' �-
�F' �# '� & ��' �' �-
�F' �# ۞ �$ ��&
��' * &�' �-
�F' �# '� & ��' . @ �* �O * A�' �-
�F' �# '� & A�
�
� e O�' �-
۞ �$ .�' �* f�' �-
�� �$ ۞ �$ ��' �-
۞ �$ ��' �- ��' -
۞ �$ .�' �* Ĝ' �- �' - ��' 5- �' 7- 0�' 9-
^$ @�' �- ]�' �- y�' 9-
� �G � �9 ��' �-
�� �G H ��' �-
� �G !H �� �G � � ȝ' �-
� �G H �� �G � �' �- �' ]�
* ۞ �$ H�' �- e�' Y, ��' Y, ��' Y, ' 9- ݞ' A� ��' 9- �' 9- @�' Y, ^�' Y, z�' Y, ��' Y, ��' Y, ڟ' 9- ��' Y,
* �� �# �' -( %�' �-
�'' R' �� �& I�' �-
* �'' R' �� �& e�'
q�' �-
* �'' R' �� �& ��' �- ��' �-
�'' R' �� �& à' �-
�'' R' �' �$ .� o( ߠ' �-
۞ �$ �' �$ �� H �' �-
�'' R' �' �-
?�' * K�' �-
* �'' R' d�' �-
�'' R' {�' �- ��' �- ��' �-
�'' R' �2
ӡ' �-
۞ �$ �' �$ �� H �' �-
* �'' R' �� �$ �' * Ȉ * .� o( �' �-
* �'' R' �� �& Ȉ * .� o( 9�' �-
۞ �$ �' �$ �� H �' * a�' �-
۞ �$ �� �$ �� H �' * ~�' �-
�'' R' �� �& �� !H p/' �* ��' �-
�'' R' �&
��' � ¢' � ' �-
�� �& �� !H p/' �* �' �- �' �-
�� �G ' H +�' �- K�' H�
� �& �� �& g�' �- ��' � ��' ��
�G �'' R' ��' �-
� �& �' �$ ȣ'
գ' �-
^$ � n( �' * ��' �-
�'' R' �' �$ �� H .� o( �'
�' * *�' �-
� n( F�' R�' �-
�F' �# o�' ��& z�' ��' ��' * ��& t' O�& �' ��' �-
� n( z�'
��'
��' * ��' �-
� n( �' �$ �
ޤ' �-
�F' �# � O�& �' �-
� n( �' �$ �
%�' �-
�' �$ J�' �-
�'' R' o�' �' � � v�' �-
�
��'
��'
��' . ��' �
��& �$ ݥ' . ��' .
'x �'' R' �' . $�' �
�'' R' �� H .� o( 3�' .
�'' R' 0 SH 3�& � O�' .
�'' R' �� �& o�' �' � � i�'
. ��' �- ��' �-
;
' � �& ��' .
�'' R' �� �& o�' �' � � �
Ϧ' .
�'' R' �
��& ��' . �' H� 2�' �-
* �'' R' �� !H O�' . f�' �-
�'' R' }�' .
0 �F' �# ��' $i �k )i � . ��' .
� �I' 1' ϧ' * ا' .
* �I' 1' l!' �& �' ". �' .
�'' R' � ' � %�' %.
* ۞ �$ �� �$ >�' '. ]�' �-
* �F' �# '� & m�' *.
* �� �& ��' ,.
* �� �& �� !H ��' ..
* �'' R' � � ��' 0.
�
�
��' 2.
w�
ب' 4. �' 4.
* �'' R' �� �& o�' �'
�' 7. %�' 7. Q�' 7.
r
�
w�' ;. ��' . ��' .
��& t' ��' ?.
z�' Ω' A.
4H �' �G S �H �' C. �' �� '�' �+ ;�' �+
* �'' R' ̍
�1
P�' H. h�' �- ��' ..
� �G ��' �G ��' L.
��& t' �
��' N. Ԫ' �- �' .
* �'' R' o�' �' �' R. 6�' �- R�' �- d�' �- ��' �-
�'' R' �� �& o�' �' ��' ��' X.
�'' R' w�
ɫ' Z.
�� 5& m'' � ޫ' \.
* �'' R' �� �& o�' �' ��' ��' ^. �' �- 0�' �-
۞ �$ 0 SH O�' b. e�' �- �' �- ��' �-
۞ �$ �A * �� �& �� !H ��' g.
�'' R' �
��&
Ƭ' i. ߬' ^. ��' �-
�'' R' S �' m.
�'' R' �� �& o�' �' +�' o. F�' �- ^�' �- x�' �-
^$ � �& *Q �& ��' t.
^$ � �& 9Q �& ��' v.
* �F' �# ԭ' x. �' x. �' �- *�' �-
* �'' R' � n( �' �& C�' }. Y�' -
4H �'' R' �1
�
��& t' �' * m�' �.
�'' R' �� �& o�' �' ��' �. ��' �-
0 p/' ( �k )i � . ��' �.
p/' �* �� w � . ˮ' �. �' �- ��' k- �' Y, "�' Y,
z ' �' :�' �.
z ' �' L�' * \�' �.
z ' �' m�' q�' u�' �. ��' �. ��' �. ��' �.
z ' �' �
ï' �.
�' �� �& ү' ۯ' �.
* z ' �' � � & �' �.
z ' �' � & � �' �.
z ' �' � & W� � �' �. 8�' �. G�' - _�' :+
۞ �$ O�&
v�' �.
* �'' R' l!' �& ��' �.
* �'' R' � �& ��' �.
�'' R' ��' * ð' �.
�F' �# ݰ' �. ��' �-
�& ۞ �$ � �& �' �. .�' �-
�� �I � '
�� F�' �.
�� �* ;W W
�* \�' �.
CH �� >H o�' �.
* �� �I � '
��' �.
* � ��' �. ��' �. ۱' �. ��' �. �' �.
1�' =�' �.
* �F' �# � Y�' �.
* �� �* t�' �.
�, \ � \ �� �I � '
��' �.
� �F' �# �i' ��' �.
� \ !� \ �� �I � '
Dz' �.
* L� [' � �' �.
�� �I �' �. �' �.
* �� �I B�' �.
�F' �# W
�* T�' �& ^�' �.
�F' �# �� \' q�' �.
* � CH � ��' �.
;H �# �\ �I ��' �.
��' \' �# �\ �I ʳ' �.
�F' �# 2' �' �. ��' �. �' �. 7�' ��
�& �# T�' �.
j' �& j�' �. ��' �.
� �& �� �& 2' ��' �. ��' x.
�� � l!' �& Ŵ' �.
�& � �& մ' �. �' �+
�' Y,
* �� �# �O �% %�' �.
�� �# �O �% 7�' �. H�' �+ W�' Y,
�� �# l�' u�' �' �. ��' ��
�% �� �# '� & ��' �. ͵' �+ �' �+
�I' 1' ��' �.
* ^$ � �$ �' �.
* �� �# )�' /
* �F' �# ? ( <�' / L�' �-
^$ � �G c�' / ~�' - ��' �-
۞ �$ .�' �* ��' / Ҷ' �- �' �- ��' -
۞ �$ .�' + �' / -�' - F�' �- \�' -
& ۞ �$ �� �& q�' /
۞ �$ ��' / ��' �- ��' - ڷ' - �'
,
�, \ � \ �' � '
p�'
� �' /
* 1� �' 9�' /
1� �' O�' /
�, \ � \ �' � '
h�' !/
1� �' ��' #/ ��' q-
1� �' ��' &/
�� � L� [' ʸ' (/ �' ,- ��' x. "�' 5- ?�' 7- ^�' 9- r�' Y,
�F' �# ��' �( ��' 0/ ��' �- �' �-
�F' �# �' �' 4/
�F' �# �� �*
� �* (�' * 3�' 6/
* �� �*
� �* Q�' 8/
�F' �# ^$ ��' �( n�' :/
�� �*
� �* �� e �� e (�' * ��' </
�F' �# ۞ �$ ��' �( ��' * ��' >/
�F' �# ��' �( � �% �&
ܺ' @/ ��' Y,
�F' �# ��' n$ �' C/
M( ��' n$ *�' E/ C�' C/ [�' C/
* ��' n$ p�' I/
* �F' �# ��' n$ ��' K/ ��' I/
��' n$ ͻ' N/ �' C/
��' n$ ��' Q/ �' C/
�� �# <" T�& �5 +�' T/ B�'
, ^�' !,
� �& � �% y�' X/ ��'
, ��' (-
۞ �$ �� �$ o ü' \/ ռ' Y, �' �- �' �- �' R� 5�' ��
�� � L�'
S HH Q�' c/
�1
f�' e/ ��' -
�F' �# ? ( �A * ��' h/ ѽ' Y,
�� �I � '
��' k/
�� �#
�' m/ �' k/ 2�' k/ F�' u- V�' k/ m�' Y,
;H UM �G �� <H ��' >H ��' t/ ��' o� ־' Q�
�� ;H ZC <H �6 �� �G �� ��' x/
�s �E f. �E �' z/ 4�' Y, N�' Y, d�' Y,
* �� �& 1� �' r�' / ��' -
۞ �$ �� �& o ��' �/
۞ �$ �� �& p/' ( ��' �/
� A � �E ��
. � . ɿ' �/ ߿' �.
g� V% �' �/
��' ��' �/
~ �2 �' �/
. �2 �' �/
�2 1�' �/ A�' �/ S�' �/ d�' � z�' �/ ��' �/ ��' �/ ��' �/ ��' �/ �' �
n$ �F' �# �' -( �' �/
��' !H �2 ��' �/ �' !, %�' , 7�' #, E�'
, W�' %,
�� �I k�'
v�' �/
* �& X% ��& �% ��' �/
* �� ��' �/
�F' �# ��& �9' S�' ( ��' �/ ��' U� �� �
�k �# �' �/
�k �# �1 �' �/
�k �# S ��' �/ �' �/
�k �# "�' �/
�k �# K� 2�' �/
�k �# B�' �/ V�' , l�' !, ��' , ��' #, ��'
, ��' %, ��' !+ ��' #+ ��' %+ �' '+ /�' )+ Q�' ++ g�' -+ ~�' /+ ��' 1+ ��' 3+ ��' 5+ ��' �
�K $ � . ;W ��' �/
�� �* � '
��' ��' �/ �' R� #�' � 7�' � L�' � \�' �, h�' i, x�' � ��' �
��' ��' ��' ��' ��' �; �/ ��' *,
�� �$ 1� �' L� [' � '
��' �/
�� �I �'
�' �/
T�& + -' �' "�' �/ 5�' ,-
�� �& L� [' �2
�� Q� + E�' + �m + Q�' �/ f�' ,-
�� �& L� [' u�' + K� + �' �/
�� �& ��
X& CH � ;W _j' Q� + � '
��' �/ ��' S- ��' S- ��' ,.
* -' �' �% �' ��
��'
�' �/
�F' �# M �' �' �/
�F' �# ��& -' �' 5�' �/
�F' �# � & M �' N�' �/
�F' �# � + � + -' �' k' �' b�' �/
�F' �# �� y* u�
� }�' �/ ��' 9-
�F' �# � z* u�
��' � ��' �/ ��' �+ ��' 9- ��' �/
� �$ | +
�' 0 #�' �- 8�' Y, I�' Y, h�' x. ��' Y, ��' R� ��' � ��' � ��' Y,
�F' �#
�' 0 '�' Y, ;�' Y, \�' Y,
* h�' + k�' + n�' 0 ��' Y,
L� [' �� �& ��' 0 ��' 0
�F' �# � & �2 + ��' 0
e $ � . �
t
��'
��' 0
* �'' R' X& t' ��' 0 ��' R� �' � �' � 4�' #, ��& � B�' i, T�' �, d�' C/ ��' C/ ��' , ��' C/
�F' �# ni * ��' '0 �� � �' !+ "�' #+ C�' %+ g�' '+ ��' )+ ��' ++ ��' -+
�' /+ -�' 1+ P�' 3+ l�' 5+ ��' C� ��' C� ��' C� ��' C� �' C� 1�' S� ]�' C� y�' S� ��' C� ��' C� ��' C� ��' C� �' C� !�' � 1�' � B�' - Y�' - k�' �- ��' , ��' , ��' �+ ��' , ��' , �' , /�' , E�' ,
b �9 �# \�' O0
�k �# T) s�' Q0
�� � T�& �5 ��' S0 ��' � ��' i,
�i �# ��' ��' W0
�� 5& {l �* * ��' Y0 ��' , �' , %�' ,
�& �# �& 9) D�' ^0 V�' �+
�# a�' a0
* "� �# �� m�' c0
�# �� �# �& '$ P�
8% � . o h% �' e0
�# �� �# �& '$ f. w � . o h% ��' g0 ��' e0
�# �� �# �& '$ P�
8% � . P. � o h% ��' j0 ��' e0
�# �� �# �& '$ P�
8% � . ~ o h% ��' m0
�# �� �# �& '$ P�
8% � . _�& o h% ��' o0
;� <H UM �G D( I �' q0
"� �# ��% * "�' s0
"� �# .�' u0 A�' �+
* "� �# L�' x0 \�' x0 s�' x0
* "� �# ��' |0
"� �# � * ��' ~0
"� �# �� ��' �0
��' �# Ľ * 0 �# ��' �# �Z �# ��' �0
"� �# 0 ) ��' �0 ��' x0 ��' u0 ��' u0 �' �+
�x � "�' �0 3�' u0
d "� �# H�' �0
�� �# "� �# 0 ) Q�' �0 f�' �+ s�' �+ �' �+ ��' �+
"� �# P�
8% ��& * ��' �0 ��' u0 ��' �+ ��' {
�# �� �# uK' ��' �0
�� �# ��' �0 �' A� %�' m/
JO �� >�' �0 Z�' m/ j�' ,, ��' ,, ��' ,, ��' �0 ��' �0 ��' �0 ��' �0
�� �# �' �' �0
�� �# &�' 1�' �0
�� �# �& �# H�' �0 c�' m/ x�' ��
�� �# � * ��' �0 ��' m/ ��' �0 ��' m/ ��' m/ �' m/ �' m/
D( �E i� �E *�' �0
�' �E Hn V <�' �0 X�' �� j�' �� y�' �� ��' �� ��' �� ��' ��
��& �# �& �# ��' �0
�i �# `� ��' �0 ��' �+
�# �� �# �& �# P�
8% \P �# ��' �0
UM �G f. A ZC <H �' �0 5�' {� K�' �0
-% �� �# g�' �0 ��' i, ��' �0 ��' r, ��' r, ��' i,
�E �i �# P�
8% ��' �0
�i �# P�
8% �' �0 8�' i,
�i �# P�
8%
) �E ^�' �0
�# B�& U% �1 {�' �0 ��' r, ��' } ��' �0 ��' @� ��' �0
�H ;� <H ��' �0 ��' :� �' �� %�' ��
* �� �# | �E 9�' | �E C�' N�' �0
�� �# �� �E ~ �L' n�' �{ ~�' �0
�& �% ��' ��' ��' ��' ��' �0
�� �# �� �E ~ ��' � e ��' �0
�& �# ��' �0
�& �# �' �0 �' �0
�& �% Oa e � 6�' �0
��& K) [�' �0 k�' �0 ��' d, ��' d, ��' d, ��' �0 ��' � �' �0 >�' �0 f�' �0
�# �i �# ��' 1
Ɠ �# ��' 1
Ɠ �# $H ��' 1 ��' i,
�5 R) �'
1
�5 R) $H �' 1 -�' �0
�# �k �# F�' 1 Y�' �/ h�' �/
�k �# K� e �' 1 ��' 1 ��' 1 ��' �/ ��' �/ ��' �/ �' �/ !�' �/ 0�' �/
�k �# E�' 1 ]�' 1
�k �# K� u�' 1 ��' 1 ��' �/ ��' �/ ��' �0
�& �% ��' &1
�& �% $H ��' (1 �' &1
�& �% �' +1 8�' &1 L�' &1
z) 0 y) EZ' �E _�' /1
0 y) r�' 11
0 y) �& �#
� �# <" ��' 31
* �& �E ��' 51
�& �E ��' 71 ��' 71
� �# ��' :1 �' :1 !�' :1 5�' :1 K�' :1 `�' } x�' {
�& �E ��' B1 ��' 51 ��' {
�E ��& �% ��' F1
��& �% ��' H1
$H �& �# ��' �# ��' J1
�i �# 3� W% �' L1
��& �% .�' N1
��& �% <�' P1
��& �% ��& �# �i �# P�
8% �� M�' R1 Y�' P1
�E ��& �% s�' U1 ��' P1
��& �% ��'
��' X1 ��' P1 ��' P1
c ��& �% ��' \1 ��' P1
��& �% �: ��' _1
. �� �# \P �# �' a1
. �� �# �' c1
q) ��& �% 0�' e1
Ɠ q) H�' g1
Ɠ q) $H ]�' i1 s�' \1 ��' P1
��& �% ��'
� ��' m1
��& �% f. w � . ��' o1
�# �� �# �& '$ f. w � . ��' q1
�# �� �# �& '$ � . ��' s1
�& �# � �# �' u1
5� �m l� H$ � * �1 �' w1 !�' m/ ?�' m/ [�' m/
S �� �# f�' |1 �' �0 ��' m/ ��' �0 ��' �0 ��' �0 ��' �0 ��' �0
�� �# ��
�' �1 #�' �0
1�' �) 8�' �1
�� �) 1�' �) �" �) P. 8�
) �E L�' �1 b�' �# �' �
�� �) ��' �1
�) �� �) P. 8� ��' �1 ��' �1
�) � �) P. 8� ��' �1
�) 1�' �) P. 8� �' �1
� �) K %�' �1
L: �% ,; �) �& �# @�' �1
L: �% �& �# N�' �1
��& �# c�' �1
L: �% $H }�' �1
L: �% <" �� �# ��' �1 ��' �1
$H 9� � M �% ��' �1 ��' �1 ��' �/
* g� V% ��' �1
V% �i �# ��& � �' �1 *�' {� ?�' r,
g� V% P�
8% Y�' �1 y�' } ��' { ��' �/
g� V% ;�
��' �1 ��' �1
��' �# ��' �1 �' �1 �' �1
��' �# � 0�' �1
h� �# �' �# B�' �1
�# ��' �# �� X�' �1
i�' �# Ƞ �# q�' �1
i�' �# Ƞ �# 0 �# ��' �1 ��' �1 ��' �1 ��' �0 ��' �1 ��' �0
�& �% �' �1
�� �# �' �1 $�' , B�' , _�' ,
�# �# �# �1 dm
dm }�' 8 �� �K' @ ��' ` ��' � v� � ��' �� l m @ ? �1 FK A @
�1 �1 ��' h 5� �m p P�
�m @ �) � B_ �1 � �1 �1 �# ��' e� A� �m ��' 6 �1 ��' 6 �1 �' �' 0 $�' @ �$ P �# �1 �1 �*
�*
�% 1�' E�' g�' @��' ��' ��' ��' ��' $�' S�' o�' ��' 0 ��' @ ��' P ��' ` �' p �' q D�' r q�' s ��' s ��' t ��' u '�' �
�# @�' � <" \P @ `� H } �# ` P] �
�1 �1
�1 �1
�1 �1 �%
L�' \�' j�' x�' ��' �Y 0
�1 ��' � �� O �1 @ 5� � %�& � ��' �
�1 �1 �1
@
�1 �1
�1 �1
�1 �1
�1 �1
2 �1 �1 ��' )�
e @
2 2
2 ��' �" 2 ��' � @ 2 � ��' * �
2 ��' ��'
2 ��'
2 @
2 2
�' 2 2
A$ @$ 2 2 �$ 2 2 �' `� ) �" @ *�' ?�' �� sP' 2 @ 2
K�' _�' ~�' ��' X ��' `� ��' mZ @ �Y � ��' � ��' � @ ��' �' �� �' 2 @ 2
�' �: �� � h @ 0�' ` o :�' uK' �� l 0 z�& ` B�' � S�' � f c�' x�' �� �' 2 @ 2
��' uK' o 9 W� � @ ��' ( ā' ) � ^ @ �� ` ��' � ��' � ��' ��' ( �� ת @ � ` f. � m � ��' � %2
"2 &2
$2
�# '2 2 2 2 2 2 2 2
0
Q$ /2
02 /2
22 /2
42 /2
62 /2
82 /2
:2 /2
<2 /2 �' H _ � �& '$ ?2 �' _ "& �/ u � �q u � �A A A2
7% "�' Z 7
I% 0�' l� H$ � * @ ��& P >�' ( � H$ � H$ @ P. � J. � N�' * X�' * b�' * m�' �� ��' ��' ��' ��' ��' ��' ( �� F2 �� G2 �7 H2 ��' � _ �m �" L2 � �i �# ��' �% @ ��' � �& 7 � I2 @ J2 � D2 ��' �� @ T� ` m � �' T� �� m @ ��' p� "�' P �� @ ��& ` �� p O2 � J. � . L @ ` 4�' � }m � �" � P �� P2 Q�' a�'
� �� T� @ �K' ` �� � p�' � Q2 � }m @ ��' ` ��' � m � R2 �# L2 P2 V2 K2 N2 M2 0) C2
&
�& ]2 ^2
n
�( b2 a2
�& z�' ��' ��' ��' ��' ��' ��' ��' �'
�&
�& �!' H �F' �# �P x2 @ Ȉ �2 � � 7 � $�' 0 7� �
# � �/ � K�& � /�' � 7W � <�' � G�' 9
j2 R�' 7� �
# � �/ � ]�' �
l2 f�' $ s�' ��' ��' ��' ��' ��' ��' ��' �' �'
*�' A�' U�'
l�' �' ��' ��' ��' ��' ��' ��' �' �' ,�' D�' S�' [�' ( l�' ) ��' * ��' + ��' , ��' 4 ��' 5 ��' 8 ��' : �' � �' ! � !�' /�' �� 7�' D�' O�' `�' k�'
t�' ��' ��'
a�& ��' ��' ��' ��' t�& ��' �' &�' <�' O�' 3�& $�& ! e�' " u�' # ��' $ ��' % � ' & ��' ( � ' / ��' 0 U ' 2
o2 ��' ��' ��' ��' �' �' '�' 9�' K�' ]�' o�' ��' ��' ��' ��' ��' ��' ��'
�' #�' 9�' O�' e�' {�' �
��' ��' ��' ��' 7W ��' �' #�' JW >�' W�' j�' v�' 0 t/' 1 ��' 2 ��' 3 ��' 4 ��' 5 �W 6 �' 8 uz < ��' @
�' D �z E Y� H
� H r2 "�' ,�' 5�' A�'
� J�' ��' �%' U�' \�' g�' v�' ��' ��' ��'
��' ��' �' t2 u2 �' �' ��' �' �� �X s2 �' p ��& � �& � Ȟ �
�& � �' � �' � v2 � '�' � 0�' � ;�' � F�' � Y�' � ��& � w2 � o�' � }�' ��' ��' ��'
��' ��' �' �' ( �' , �' 0 �' 3
x2 ,�' � D�' V�' d�' y�'
�^ ��' � ��' �� u (
z2 ��' � u"' ��' ��' �"' �' �' �' ��'
|2 �' d ��' �2 �'
~2 |2
3�' 6 � G�' Z�' s�' ��' ��' ��' ��' �' �' �' �' ( ��' 0
�' 8 �' 9 4�' : C�' ; U�' < f�' = v�' > ��' ? ��' @ ��' A �' B �' C �' E �' F ��' H
�' I �' J 7W K 5�' P F�' ` W�' p n�' x �' y ��' z JW { ��' � ��' � �' � �' � �' � �' � ��' � �' � �' � $�' � 0�' � S�& � <�' � I�' � W�' � c�' � l�' �
�2 }�'
��' ��' �#' ��' �' �' 0 �' @ ��' H �' 9 P �' � /�' � A�' � S�' �
�2 e�' � �1 � � u�' �' $ � ( � 0 ��' 8 ��' < ��' @ H ��' P ��' T �' X �' Z �' \ �' ^ �' ` �' h &�' p 0�' t :�' x C�' � �^ � L�' � T�' � c�' � r�' �
�2 ��' H ��' �2
�2 �2
��' � w� �� <"' H"'
�2 ��' ��' �' ��' � <"' H"' �' �' '�' 9�' @ P�' ` c�' � r�' � : � ��' , ��' �2 ��' ��' �2 ��' �' @ �' P �' ` ��' � ( � * ( �2 � 5 ( � O ( �2 � ` ( P n ( �2 ` | ( �< ` � ( �< `
�2 �&
�2
�2
�2
�2
� ( �" �#' � ( � ( � ( � ( ( ( "( M *M ,( D( @ k�' P M( ` U( p g( � {( � �( � ;W � �� �
�2 �( ~ [
�2 �( �( �2 �( �2 �( �2 0 �( � ( _ �2 ( �2 �
�2 �2
(
. �] �] ,( 5( @ B( ` L( � Z( � e( � t( � �( �( �( @ �; `
�2 �(
�( �( }5 � @ � H
�2 �( J �( �2 �( �2 p 6� �2 �( � f. �2
�2 �2
�(
<" }` ( k� ^� d% e� ( 6 ( �2 1( � �#' � � @( � T( �2 � a( � {( �
�2 �2
�2
�( � o ##' �( �"' 2#' �( �( (
�2 �( � o #
�2 �( �2 ( 1 �U f. �2 �2 � ( �2 � 1( �2 B( �2 �"' �
#' �< �
�2 �2
�2
�2
W( � JW j( �W �( �( �( �( �( �( �( � �( ( ( � 5( I( \( �N � �2 j( �2 n( � JW � �( � �#' � ��& � �( � �( � �( �( �( �( �2 0 p"' � �( � �( � �( � �( �2 �
�2 �2
�2
�2
�( 6 ւ �2 �� �2 � * ( �2 � �( S �
�2 �&
�&
�2
�(
# f. u
�2 ( �
�# $ 0( JW
E( T( d( 8 �W < v( @ uz A AD' H �z P �( Q �( R �( S Y� T E� X �( � �U f. �2
�2 �2
�( � � �B � 0 �B @ � P �B ` $� p �B � � � ؙ � � � �( � �( � ( � �� � �
�2 ( /( 9( �2
�2 �2
�2 =( � 7 M( n2 � f. u � M( n2 � . @
�2 �2
�2 �#' X( l( {( �( �
�2
�# ' �2 i2 y2 & �2 k2 j2 m2 x2 {2 _
�2 �� �2 �2 �2 g2 h2 2 }2 �2 e2 �2 �2 �2 �$ p2 �2 �2 �2 �2 �2 �2 �2 �2 �2 �2 �2 �2 �2 �2 <" �( 3 @ �#'
�
�# ' 1H * 3 3
�2 �2 �2 �( �( �( �( �( ( <" ! @ ( ` #( �
3 3
3 3 l
3 (( �� �
S' 3 S' 3 j$
�$
�$ G( ( ϓ � �Z @ �$ Z ` Y� Z � � �% � � @ i( ( ϓ � �Z @ �$ Z ` Y� Z � � �% � � @ �( , ϓ � �Z @ � �% ` �$ � Y� � _' � � � � ` �( ϓ � �Z @ � �% ` �$ � Y� � � � � �( ϓ � �Z @ � �% ` �$ � Y� � � � � �( ( ϓ � �Z @ �$ Z ` Y� Z �
� * �� * ( � � 0 ( 0 ϓ � �Z @ � �% ` �$ � Y� � � � ; � %@ � 4 ( � = ( G ( N ( Y ( 0 e ( @ {�& * P ��& * X j5" * ` � � h n ( 8 ϓ � �Z @ � �% ` �$ � Y� � �2 � {�& � � � ( � ( @ %@ ` 4 ( � = ( � � � � � ( $ ϓ � �Z @ � �% ` �$ � Y� � � ( � � ( � {= � � � ( < ϓ � �Z @ � �% ` �$ � Y� � � � � � � @ )� � � � � � ( < ϓ � �Z @ � �% ` �$ � Y� � � � � � � @ )� � � � �
( ϓ � �Z @ � �% ` �$ � Y� � )� � � � � G
( ϓ � �Z @ )� ` � �% � �$ � Y� � � � � j
( ϓ � �Z @ )� ` � �% � �$ � Y� � � � � �
( ϓ � �Z @ )� ` � �% � �$ � Y� � � � � �
( ϓ � �Z @ � �% ` �$ � Y� � � � � �
( ϓ � �Z @ � �% ` �$ � Y� � � � � ( ϓ � �Z @ � �% ` �$ � Y� � �� � � � � � . ( ϓ � �Z @ � �% ` �$ � Y� � �� � � � � � ^ ( ϓ � �Z @ � �% ` �$ � Y� � � � � � ( ϓ � �Z @ 2' ` Za � � � � � ( ϓ � �Z @ 2' ` Za � � � � � ( UM ( UM 0 ( UM X ( UM � ( UM � ( UM � ( UM
( UM %
( UM L
( UM <" ~
( UM <" �
( UM <" �
( UM <" ( UM <" 9( UM <" a( UM �( UM �( UM �( UM 5( UM d( UM �( UM
0
j
c
� �( M3 N3
A �$ 9L � � L3 �( M3 9L � � P3 ( S3 T3
A �$ � 9L � � R3 ( W3 X3
A �# �% 9L � � V3 ?( W3 9L � � Z3 a( ]3 ^3
A �# * * 9L � � \3 }( a3 b3
A �$ c3 3 9L � � `3 �( f3 g3
A �$ h3 3 9L � � e3 �( k3 l3
A �$ 9L � � j3 �( o3 p3
A [' �$ 9L � � n3 �( o3 9L � � r3 �( o3 9L � � t3 ( w3 x3
A [' 9L � � v3 :( w3 9L � � z3 Y( w3 9L � � |3 r( M3 9L � � ~3 �( M3 9L � � �3 �( M3 9L � � �3 �( M3 9L � � �3
( �3 �3
A �$
9L � � �3 *( �3 �3
A �# 9L � � �3 Q( �3 9L � � �3 .3 -3 ,3 +3 *3 )3 (3 '3 &3 %3 $3 #3 "3 !3 3 3 3 3 3 3 3 3 D3 C3 B3 A3 @3 ?3 >3 =3 <3 ;3 :3 93 83 73 63 53 43 33 23 13 03 /3
<& s( � �( �����( �( �( ( <& �3 m�& )( �$ <( �$ @ ��
�
Q(
[(
c(
@ k( L ]�
�3 ��& �3 @ �% �3 � �� �3 � s*' �3 v*' �3 @ �3 � � �3 � � �3
�3 �3 L�& � �F' �# �. �3 @ A � � ��& � w( �3 � �( �3 �1 �% @ Ve ` �& * h . * p �Z * x �( * � �( * � �( � �3 � +' � �( "� �# �( 8 [W �3 ng �3 @ �9 �3 � �( �3 � �( �3 �( �3 @ ( �3 �
�3
�$ �3
* �$ �3
�$ * �3 ( L� [' ( @ +( ` 4( � C( � �% � W( ` �
�3 �3 �3 �3 �3 `( �3 �3
* �#
j( x( & �( & �( & @ �( & ` �( & � �& �' �3
_H �3 v�& 7� � � � � �3 � �( � � �( � � �( � @ �( � �( � �( �( � �� �3 ��& �( �( �( @ �^ � ` �( ! �( ! �( ! �( ! �( ( ( @ ,� `
( � ( � J � ( � ( ( 1 #( 1 M � ��& (( ! -( @ �� �3 ` ��& 2( 7( <( @ A( ` F( � K( � P( � U( �3 � Z( _( @ d( �3 ` i( � n( � s( � x( }( 0 �( P �( � � � B�& � �( �� �3 0 ��& �( �( @ �� �3 �� PO b� h�
|
�
J
:
� �( �
!
�3 �3
�3
� A � �$ T�& c3 �( �3
� A �� �# � �% �( �3
� A � �$ �( �3 ( �3
� A L� [' 2( �3 Q( �3 r( �3
� A �F' �# 2' Za �( �3 �( �3
� A �� �#
� * �� * �( �3
� A �� �# �( �% ( �3
� A � �$ _' � +( 4 F( �3 e( �3
� A � �$ �$ �(
�( 4 �( �3 �( �3
� A L� [' � �$ ( 4 &( 4 I( 4
� A � �$ � ( � ( {= n(
4
� A � �$ T�& h3 �( 4
g� V% ��& �% ��& � �( 4 �( 4 �( 4
j5" �$ �( 4 ( 4
^$ � �$ L� [' ( 4
� �$ )( 4
��& % ~� 4$ P. � C( 4
�& �# �� V( e �� e �= \( * � * h( 4 {( �3 �( �3 �( �3 �( �3 ( �3 !( �3 B( �3 ]( �3 �( �3 �( �3 �( �3 �( 4 ( �3 &( �3 D( 4 f( �3 �( �3 �( 4 �( 4 �( 4 " (
4 < ( 4
� A � �$ T�& c3 O ( 64
� A �� �# � �% b ( 84
� A � �$ � ( :4 � ( :4
� A L� [' � ( =4 � ( =4 ( =4
� A �F' �# 2' Za 1 ( A4 U ( A4
� A �� �#
� * �� * ~ ( D4
� A �� �# �( �% � ( F4
� A � �$ _' � � ( H4 � ( :4 � ( :4
� A � �$ �$ �(
( L4 : ( :4 ^ ( :4
� A L� [' � �$ � ( P4 � ( P4 � ( P4
� A � �$ � ( � ( {= � ( T4
� A � �$ T�& h3 ( V4 # ( @�
�& �# ?�' 8 ( Y4 O ( &1
P�
8% _ ( \4
P�
8% l� H$ L X2 { ( ^4
0 SH ^$ ': \ � ( `4
0 SH ^$ ': \ � ( b4
* ': \ � ( d4
�� �& � ( f4
۞ �$ �� �& � ( h4 ^�& ��
L� [' * � ( k4
�� �# � �% * � ( m4
�F' �# � �%
( o4 ( o4 1 ( *.
�� �# � �% C ( s4
�� �# ��& �% * W ( u4
�F' �# � �% � i ( w4
~ ( H � ( y4 � ( w4
~ ( H � ( |4 � ( 4 � ( f4
�� �# � �% �j z�& � ( �4
�� �# �j z�& � ( �4
"� �# �1
!( �4
* �� �$ !( 3 #!( �4
0 � �/ #
�K $ 6!( �4
0 � �/ #
Q � . D!( �4 S!( �,
* �� �# ? ( � & W� p!( }!( �4
:'
�1 3 �!( �4 �!( o-
� �$ �' �$ �!( �4 �!( s4 �!( f4
^$ �!( �$ �!( �4
^$ �!( �$ "( �4
_ v� (2 W� A 4"( . >"( �4
�� �# H"( P"( �4
�� �# �� B2 `"( �4
cX �1 �i �# w"( �4 �"( Y, �"( �1
�
�
�i A �"( �4 �"( S-
�� �# � �% �"( �"( �"( �"( �"( �"( �4 #( �3 1#( �3 b#( �3 �#( �3 �#( �3 �#( �3 &$( �3 N$( �3 $( �3 �$( �3 �$( �3 %( 4 9%( �3 e%( �3 �%( 4 �%( �3 �%( �3 )&( 4 Z&( 4 �&( 4 �&(
4 �&( 4 '( �-
�F' �# 6� �2 <" $'( �4 0'( �- E'( �- X'( �-
s'( z'( �4
�& �% �'( �4 �'( �/ �'( �/ �'( �/ �'( �/
g� V% ��& �% � �'( �4
. �, e ð
(( �4
�� �# ,(( � 9(( � E(( �4
* 0� �* g �* ](( �4
�F' �# YC ' �� 1H p(( * }(( �4
�F' �# �(( �H �( �2 �(( �4
w �(( w M( n2 �(( �4 �(( �, �(( R� �(( R� �(( �,
* Ve �3 �� �$ �%
:'
)( 3 !( 3 )( �4
� H -)( �4 D)( �+ ])( Y, w)( �+ �)( �- �)( �-
۞ �$ �A * �)( �4
۞ �$ �' �& �)( �4 *( �-
^$ ۞ �$ *Q �& ��' !H %*( �4 7*( �-
۞ �$ �� �$ N*( �4 k*( *- |*( � �*( �-
۞ �$ �' �$ �*( �4
* ۞ �$ � �& �*( �4
۞ �$ �� �$ �*( �4
�3 n �& n �*( �4
+( �4
0 �3 n Oa n +( �4 8+( '. X+( �- s+( -
4H � �G S �H �+( 5 �+( �4
^$ ۞ �$ �' �& �� !H �+( 5 �+( *- �+( - �+( - ,( - ;,( - S,( -
�� �# h,( s,( 5 �,( �-
�F' �# &�' l �,( 5
�F' �# �� l �,( 5
�� �# &�' �,( 5 �,( �+
�� �# �� -( 5
�� �# +-( 5 F-( �+
�� �# 3�& ]-( 5 }-( 5
A �F' �# �-( w �-( 5
�% � �% ,(( 9(( �-( "5
�� �$ W� M( �-( $5
�� �# �D' �( �-( &5
�� �# � 2 .( (5 �( �4 .( �1 #.( �4 ..( �� 7.( �,
�& '$ &�' J.( P �w e R.( /5
�& '$ a.( 15 n.( �,
�& �% |.( 45 �.( �, �.( &1 �.( &1 �.( f4 �.( S- �.( - �.( - /( S-
� �$ /( >5
* � �$ �' �$ 8/( @5
* � �$ �' �$ L/( R( ]/( B5 v/( s4 �/( f4 �/( �,
�& �# ��& �# �1 �# �/( G5 �/( �1 �/( s4 �/( s4 0( S- 0( �� 40( �� G0( 4 Y0( 4
* j5" �$ m0( Q5 �0( Q5 �0( 4 �0( 4
�� �# �� �0( e �0( V5
�� �# � �% �� �0( X5 �0( �+ 1( X5
"� �# dC _ � � %1( \5
* ~ ( H ��# * D1( \ I1( \ _ � N1( � S HH T1( ^5 m1( �4
�� �# � �% �1( a5
�� �# �� �0( e �1( c5 �1( x. �1( �� �1( �� �1( �� 2( �� 2( 4 )2( c5 C2( �4
�� �$ 1� �' Y2( m5
�� �$ �1 3 k2( 3 y2( o5 �2( �4 �2( S- �2( - �2( - �2( 0 �2( 0
* L� [' � �& 3( w5
L� [' ۏ � ;W -3( y5
L� [' �� �& 1� �' D3( {5 [3( f4
?� 3 l3( ~5 �3( f4 �3( �4
� �$ �3( �$ �3( �5 �3( @5 �3( f4 �3( s4 4( c5 &4( �+ >4( f4
�F' �# � P4( �5 n4( �4 �4( �5 �4( �4 �4( �+
�� �$ �4( �5
* �� �# ? ( �4( �5 �4( �5 5( �+ '5( �+
�D' �( =5( �5 Q5( o-
�� �# YC ' f5( �5
3 �� �# ? ( s5( �5 �5( f4
�� �# ? ( �5( �5 �5( �5
0 UM �/ #
Q $ �5( �5 �5( �5 6( o5 6( S- ,6( - =6( - M6( S- f6( Y, }6( �5 �6( ��
�� �# �6( �6( �5 �6( �5 �6( �� �6( 4 7( 4 7( Q5 &7( Q5 =7( 4
Q7(
��'
�
^7( �5 u7( o- �7( @5
�'' R' �7( �5
*Q �& �7( �5 �7( f4 �7( f4 �7( �4 � �
�F' �# �-( w M( n2 � . �7( �5 8( Y,
�# �� �# �3( �$ "8( �5
�, \ � \ �' � '
38( �5 H8( S- b8( S-
�F' �# � �% �A * ~8( �5 �8( S-
UM �G ' H �8( �5
^$ �8( �$ �8( �5
^$ .� v( �8( �& �8( �5 9( ,- 39( �� M9( �-
UM �G ' H �v * m9( �5 �9( �- �9( ��
W$ ^$ X$ �9( �5 �9( �5 �9( �5 !:( �+
�� �# X$ W$ �. ]$ A:( �5 ^:( �,
�:( W$ �:( �5 �:( �5 �:( �-
i$ �I' 1' �:( �5 ;( ,- ,;( o- L;( o-
�� �& g;( �5
�& YC ' �;( �5
YC ' �;( �5
* YC ' �;( �5 �;( �5 �;( �5 <( Y,
' �F' �# '� & "<( �5 A<( �5 _<( �5 |<( �5
& YC ' �<( �5 �<( �5 �<( �5 �<( �5 =( �5 ==( �5 ]=( �5 ~=( �5 �=( �5 �=( -
�F' �# �2 �=( 6
* ۞ �$ �� �$ �=(
>( 6 >( �5 8>( �5 P>( �5 l>( �5 �>( Y,
�F' �# �~ �( YC ' �� 1H p(( * �>( 6
�F' �# �~ �( YC ' �>( 6
�F' �# �~ �( YC ' �� 1H �>( 6
* �F' �# '� �2 �>( 6
* �F' �# �& � ?( 6 ?( *. 8?( x.
* �K w � . Q?( 6
^$ �6' i?( 6 �?( Y,
�� �# ? ( �?( * ��&
��' * �?( !6 �?( Y, �?( �- �?( �-
* 0� !i g !i @( &6
� �$ ;�& �% -2' p( &@( (6 E@( (6
* �� �# ;�& �% d@( +6
4H �� �# S HH �@( -6
� �$ ;�& �% -2' ( �@( /6 �@( /6
* ^$ �@( �@( 26
^$ � �$ �& A( 46
� �$ �� �$ /A( 66 LA( S-
�� �& dA( 96 �A( S- �A( o- �A( - �A( -
�' �& B( ?6
* �� �$ %B( A6 @B( �� `B( k- �B( ,. �B( ,. �B( S- �B( o-
� �$ Y�
�B( I6
� �$ C( K6
�� �& DC( * OC( M6
* pC( mH X& � wC( O6
[' �� �# � �% �C( Q6 �C( �5 �C( Y,
�C(
-2' ( �C( U6 D(
, )D( !, KD( X/ jD(
, �D( (- �D( - �D( �/ �D( !, E( , 3E(
, SE( (- uE( S- �E( S- �E( �+
�D' c2 �E( e6 �E( H�
�G � �& �E( h6
�( �D' �( �. n '� & F( j6 (F( 5 =F( �- PF( e6 bF( �5 �F( -
9Q �& �F( q6
�H ۞ �$ �F( s6 �F( � �F( �4 �F( �- G( �- $G( �-
( ۞ �$ 8G( z6
T( ۞ �$ MG( |6 aG( - xG( - �G( - �G( - �G( - �G( -
�,
�
�' � '
H( �6 H( 4
j5" �$ L� [' +H( �6
j5" �$ � ho
?H( �6 SH( ,-
* ^$ � �$ L� [' jH( �6
1� �' �H( �6
^$ L� [' �H( �6 �H( Y, �H( k- �H( R� I( f� $I( "� FI( Y, aI( R� I( �� �I( k- �I( I, �I( Y, �I( 4 �I( Y, J( I, J( / .J( 4
1� �' =J( �6 [J( - qJ( �. �J( Y, �J( Y, �J( �� �J( - �J( 4 �J( �5
* K(
K(
K( �6
�$ �* �� �& 8K( �6 SK( 4
�F' �# -2' p( kK( & vK( & �K( & �K( & �K( �6 �K( �0
* �� �# �K( �6 �K( Y,
�F' �# �K( �6
L( Y, L( / ,L( �+ EL( ]�
pC( mH ~ ( H �� ;H R�
Y�
`� g� n� t� �� z� 0 SH ZL( �6
uL( �L(
�
o�'
��'
-2' p( �L( �6 �L( �,
�$ �� �& �L( �6 �L( ��
4H �� �# S HH ��' * �L( �6
^$ o M( �6
�� �$ M( M( *M( �6
^$ �� �$ o OM( �6
^$ � �$ .� �( bM( �6
^$ o W� |M( �6
� �$ 9 M( �M( �6 �M( ��
^$ *Q �$ 9Q �$ � �$ �M( �6 N( �+ N( Y,
1H l!' �& 0N( �6 HN( �, fN( x.
�� �# �
�N( �6
��& �$ �A * �N( �6 �N( Y, �N( Y, �N( �,
�F' �# �
O( �6 O( Y, 2O( x� MO( �+ fO( �5 yO( �5 �O( �5
* �� �& �' �& �O( * �O( �6
*Q �& 9Q �& �O( �6 �O( (�
� �$ L� [' �O( �6
�� �# ۏ � P( �6 P( �6 6P( o- QP( /
* �� �# Ve �3 �1 3 hP( �6
( �F' �# '� & {P( �6
T( �� �# '� & �P( �6 �P( - �P( �- �P( �-
� �& �A * �P( 7 �P( �- Q( �-
�'' R' �3 6Q( 7 NQ( �- pQ( �- Q( �-
h$ �'' R' �Q( 7 �Q( �- �Q( �- �Q( �- �Q( �-
�'' R' �2 �3 �Q( 7 R( �+ R( Y,
h$ �'' R' ��& h$ )R( 7 :R( �+ SR( �- jR( �-
�'' R' dW * �R( 7 �R( �- �R( �- �R( �- �R( - S( -
S( �' !S( 7
:S( �' CS( !7 \S( x.
�F' �# -2' ( kK( & vK( & �K( & �K( & wS( $7 �S( f4
�� �$ 1� �' � * �S( '7 �S( f4 �S( �+
��& ( ~ �S( +7
�� �& S �H �S( -7 T( - %T( �+ 8T( �� _T( �+ qT( Y, �T( �+ �T( 9- �T( Y, �T( Y, �T( �-
�� �$ �� H �T( 97 U( �5 $U( f4 5U( o- JU( ^-
* � �& $�
_U( ?7 uU( ,. �U( f4 �U( f4 �U( �5 �U( �5 �U( k- V( k-
-2' p( BV( H7 QV( �, _V( ,. yV( ,. �V( �5 �V( 4 �V( Q5
j5" �$ �A * �V( P7 �V( � �V( �
��& % ~� 4$ W( T7
��& % N' "� �# P. W( V7
4$ ��& % �2 &W( X7
�- 4$ 4W( Z7
��& % �- 4$ �, �� AW( \7 PW( �4 ZW( S- qW( �5
H$ P�
8% L �m ��& F� a7 {W( �4
5� �m P�
8% l� H$ L X2 �W( d7 �W( �4
�2 �F' �# �W( g7 �W( Y,
�F' �# �~ �( �W( j7 �W( Y, �W( j7 X( j7 $X( j7 3X( j7 EX( j7 YX( j7 cX( Y, }X( j7
�& �# �� �U �X( H� \ e � * ��
z * �X( u7 �X( �3 �X( �3 �X( �3 Y( �3 3Y( �3 QY( �3 qY( �3 �Y( �3 �Y( �3 �Y( �3 �Y( �3 Z( 4 0Z( �3 NZ( �3 kZ( 4 �Z( �3 �Z( �3 �Z( 4 �Z( 4 [( 4 C[(
4 \[( 4
�� �# �O( * <" 0� !i g !i n[( �7
�O( * � y( <" X& �[( �7 �[( �4 �[( �-
�'' R' �[( * �[( �7 �[( �- �[( �-
* P�
8% \( �7 "\( �
YC ' ;\( �7
�� �# ��& �n
J\( �7 _\( �4
�� �# ת '2 {\( �7 �\( �7 �\( �7 �\( �7 �\( �7 �\( �7 �\( �7 �\( z� �\( �- ]( 4 $]( 4 1]( g7
�� �# ! C]( e ��& �7 L]( �,
e� �3 L� [' \]( �7
e� �3 L� [' �]( �7
e� �3 L� [' �]( �7
e� �3 L� [' � �$ �]( �7
e� �3 L� [' � �$ ^( �7
e� �3 L� [' � �$ :^( �7 k^( �3 �^( �3 �^( �3 �^( �3 _( �3 C_( �3 n_( �3 �_( �3 �_( �3 �_( �3 `( �3 J`( 4 o`( �3 �`( �3 �`( 4 �`( �3 a( �3 Pa( 4 ~a( 4 �a( 4 �a(
4 �a( 4 b( C� 3b( C� \b( C� �b( C� �b( C� �b( C� c( C� c( C� Ic( C� wc( C� �c( C� �c( C� �c( C� d( C� *d( C� Qd( C� zd( C� �d( C� �d( C� �d( C� &e( C� Ee( C�
* �� �# ��& �% ]e( �7
* �-( w h� �2 |e( �7 �e( �+ �e( �+
�� �# �0( e �e( �7 �e( �4 f( o- f( �4 )f( �- Df( s4 Tf( �+ pf( �+ �f( f4 �f( s4
�� �# � �% ?� 3 �f( �7
�� �# <" � �f(
�f( �7
�� �# <" � �f( �7 �f( �, �f( -
�� �# �I' 1' g( g( 8
�� �# D( S2 *g( W2 3g( 8
P�
8% Lg( 8 Ug( 8
P�
8% �i �# �" L2 ��' �% ��' Lg( 8 8� * og( 8
P�
8% �" U2 �g(
�g( 8 �g( � �g( �# �g( �
* �g( �h J. � � �g(
8 h( ��
0 UM �/ #
Q � . h( 8
* *Q �& 9Q �& 9h( 8 Fh( �-
* �� �# hh( �% rh(
}h( 8
* �� �# hh( �% �h(
�h( 8 �h( �-
�'' R' W� �h( 8
$H P�
8% uK'
�h( 8 �h( m/ �& i, i( �� i( m� .i( �, Ci( m/
�
% "� �# Xi( $8
% mi( &8 �i( z� �i( �+
�i( �1 �i( *8 �i( �0
�
�% 9 �# �i( -8
�& �# �
�% �i( /8 �i( /8 j( -8
� �m 5� �m $j( 38 6j( �4 Bj( �4
�& �% \j( 78
�& �# s * nj( 98 �j( 78 �j( �0 �j( �, �j( �0 �j( �0 k( �0
T�& ~% k( A8 0k( �0 Ak( \�
�& �% Zk( ck( E8 sk( &1
�& �% � A �k( H8 �k( &1 �k( 45
* �& �% �k( L8 �k( &1 �k( &1
�& �% �� b l( P8 l( &1
�& �% �U � � 4l( S8
�& �% �U � � El( e Rl( U8 hl( +1 vl( &1 �l( (1 �l( &1 �l( &1 �l( +1 �l( +1
�& �% � � �l( ^8
�& �% � � �l( `8 m( &1 m( &1 m( +1 3m( &1 Bm( &1 Pm( �1
��& �# im( rm( h8
* ��& �# �m( j8
�# �� �# ā' ) �m( l8
�& �# ��& �# �m( n8 �m( �/
��& �# $H �m( q8 n( �1
�# ��& �# 0n( t8
Ɠ �# Nn( v8
Ɠ �# $H in( x8 �n( �0 �n( �0 �n( �0 �n( �0 �n( m/ �n( m/ �n( m/ o( m/ o( m/
��& % N' o( �8
��& % � 2o( �8
��& % Ko( �8
��& % Xo( �8
��& % N' "� �# ~ ho( �8
��& % N' J. o( �8 �o( �0 �o( �0 �o( �0
�& �# �o( �o( �o( �8 �o( �0
�& �# �� � e
p( e p( �8
�� �# z * p( �8
�& �# �� �U �X( H� /p(
?p( �8
�& �# �� f.
Pp( �8
� A$ �2 . � h� 2 gp( �8 xp( �8 �p( �0
,$ �& �# \P �# �p( �8
� t) Oa q% �p( �8
� t) �p( �8
� t) �" +% �p( t% ��& �p( p D�& �& �� � <" UM �p( �8 �p( � q( �8 $q( �8 >q( �8
Q$ �� �# Wq( lq( ~q( �8
Ϭ �% �q( �8
Q$ �� �# �q( �8 �q( 15 �q( \� �q( /
�� �# r( �8
�� �# �' �# r( �8
"� �# ~ ;r( �8 Sr( �0
P�
8% �i �# jr( �8
P�
8% l� H$ �i �# "� �# ��' �% ��' �� * �r( * � * �r( �8 �r( �0
�E l� H$ �i �# ��' �% ��' �r( * � * �r( �8
P�
8% �r( �8
8% �� �# �r( �8 �r( �0 �r( �0
H$ P�
8% P. J. s( �8
lZ �m s( �8
l� H$ )s( �8 >s( �8
P�
8% � * Is( �8
8% B�& U% �1 Ts( �8 as( �m
P�
8% �& '$ ps( �8
5� �m l� H$ �s( �s( �8
P�
8% �s( * �s( �8
P�
8% �i �# �s( �8
P�
8% l� H$ �i �# ��' �% ��' �r( * � * �s( �8 �s( �8 �s( �8 t( \4 #t( \4
* 5� �m
� � 5t( �8
H$ P�
8% "� �# Qt( P. � ��& ft( �8
l� H$
) �E tt( �8
l� H$ �t( �8 �t( �8
P�
8% L X2 �t( �8
l� H$ � �t( �8
�t( 5) �t( �8 �t( �8
u( �4
"� �# u( ��& b (u( �8
�� �# . ��& �n
;u( * Bu( �8
"� �# u( ��& �n
Wu( �8
�, l� H$ ��& �n
ju( �8
I
�8 ��
�8 ��& � ~u( �k
�
� �' � �u( � �u( * � �u( <" �' @ �u( . � �u( * � �u( * �
9 �# 9 �u( H _ � ��& �# �*
9 �u( �# 9 �u( 9 @
9
9 '$ �E A 9
9 �u( 0 �" 9 l� H$ @ g� V% � P. � 8� :�' @ 9 v( ( v( �# dC @ !v( ` �- O$ � (v( 9 �
9 9
9 9
9 3v( �- O$ �, @ 9 ��&
� �i �# �& '$ @ ?v( � � v( �# � Iv( � Xv( kv( @
) �E � {v( �# � �v( � �v( � <" � @ �
H �> P ��& X ��& ` h�& h �v( � �& � �v( � ��& � ��& � ��& � �& �
9 �v( <" � @ �
H �v( �
9 �v( � � w @ �v( �v( �v( w( \�& >$ <" @ w( �5 �
9 )w( �( �@ "9 yA #9 @ 8w( � Fw( $9 � S�& =$ Sw( ��& ! gw( " 0�& # ��& $ ��& % ��& & ?�& ' �& ( %�& )
9 9 9 9 b
%9 b
'9 9
9
�
i
+9 sw( �w( �w( !9 "9 #9
B$ �w( �- B$ � 39 A$
�
49 �w( �A 79 � O$ @ �w( * � 9 �w( � �% 79 �w( @ �w( 99 � 69
�w(
� _ 2 P�
8% � �& '$ �w( @ x( � x( * � l� H$ x(
) @ #x( � 1x( 89 � 6x( Bx( @ Kx( * � Ux( ( _ 2 �& '$ � ix( * zx( 8 _
9 �� * � z * � �x( � _ �% �& �# l� H$ @
) �E � � �E � � � �x( � _ 2 �& '$ � �x( �x( @ 1x( 89 � 9
=9 29 >9 19 <9 ;9 :9 69 89 �# �# �# �x( �W S�& JW �x( � �x( y( �L' @ y( ` y( � 4 � -y( � 5y( � Ay( Qy( � @ k> Q ` by( � � ny( L9 7W l @ M9 � yy( � �y( h� b� �y( �� 0 �y( ~ � �y( P �y( � � � � � �� � �� P9 � �y( P9 �y( P9 @ �y( P9 � �y( P9 � �y( P9 �y( P9 @
Q9 �y( 7� |
# 0 ! 8 �� @ z( ` z( O9 �
S9 z( o /z( Dz( @
U9 Wz( iz( wz( �L' @ �z( H _, P X � ` �� �
W9 �z( <" A ~ ` ' � �
Y9 �z( � � _, �L' @ ` �M � 4 � � � �z( � �z( �� O9 l�& ` �z( O9 � �z( � �z( � uz E {( �
{( �
[9 Ia h� @ b� P �& * ` {( S�& =$ ]9 @
^9 '{( �% b9 � @
`9 _9 R9 T9 V9 X9 \9 Z9 N9 _9
j9 _9
l9 _9
n9 a9
p9 ��& l� Y' 8{( A @ D{( A � R$ Q{( 8 � �" � @ i{( w9 � s{( % � �{( �{( y9 @ �{( {9 �
t9
v9
x9
~
z9 �{( ( �{( A �{( re @ �{( 9 � �{( �9 � �{( �9
|9
A
~9
�9 �9 |( 8 UM �" �9 @ |( �9 � &|( � � �9
�9 �9 u9 }9 ;|( O|( d|( x|( �|( H�& ` _ �9 �|( �A �
�$ ��& �|( �& �|( �& @ �|( ' � �|( }(
�1
�%
@ �
`
�9 �1
ւ
�9 �9
�9 �9
�9 �9
�9 }( }( & *}( & 5}( & @ A}( & ` O}( �� �% �9 �$ �9 �9 �9 `}( H ��! @
�9 ��& H n}( �9 z}( �9 @ �}( �9 � �}( �9 � �}( �9 �}( �9 @ �}( �9 � �}( �9 � -' �9
�$ �9
�& �9
�$ �9
* �& [m [m * �9 w' �9
�%
o$ p$ �' �9
�9 {e � �$ @
�9 �9
]
�9 � �
� �$ @
�9 �9
�9 g$ a$
�
�9
�
�9
)
�9
�
�9
�
�9
n
�9
b
�9
�
�9
Z
�9 �}( Z @( � @
�9 <(
�9 �9
�9 �9
�9 <(
�9 <(
�9 <(
�9 �9
�9 <(
�9 <(
�9 �9
�9 �9
�9 <(
�9 <(
�9 �9 `�& � �F' �# � @ �}( @ �}( �
# � ~( �9 � ~( ~( '~( 4~( A~( N~( [~( f~( � i� r~( �9 {~( g � �~( �~( @ �~( ` �e e � $k * � &
�9
�~( � �x( �M �~( @ y( ` y( � 4 � � � �� � {(
{( JW l @
# � �W ! � �~( � �~( JW �~( �- �~( ~ �W @
�9 �~( �M �~( H �� `
�9 ( 7� �M �~( ( %( 0 .( @ 6( ` �� �
�9 >( � _ �9 i� � r~( ! � {~( ! � R( � � JW �- �
�9 X( _ �9 �~( � �: � R( � � i� � r~( g {~( g �
�9 l( �- �~(
�9 z( �9 �9 �9 �9 �9 �9 �9 �9 �9 �9 �9 �9 �( �
' _
' �( �
' ~ �( * @ ` �( � �( �
:
:
:
: ��& �A : �A : @ ւ : � �( : � ��& 8 ��& w$ �( : @ �( : � �( �$ � �( : (�( �$ @ 8�( : �
�'
�# �' :
* �# �' �9 :
�# �(
( :
^$ �$ �$ :
^$ �$ �$ :
�#
( : s$
: F�( z #� @ s$
: T�( �� & n�& & u�& & @
": #:
$: b�( t�( ��( @ ��( � � ��( ��( ��( ( @ ̀( ` ׀( � ܀( � ��( �
': s$
): 3
+: s$
-: �( �1
]�& ':
/: 0:
1: s$
3: s$
5: : (: ': _
.
:: 0: Z � ��(
@
=: �
?: >:
A: &: #: : �( Ȟ �D' �( @ \� �2 �
�( !�( 0�( ?�( N�( \�( i�( x�( ��( ��( ��( J:
H: K:
� �( � I:
L: 9
N: F: �9
��( �
' {' � 4� 4 �� S: 0 O&
( ݁( �( �( $�( � 8�( Y& D�( [& ! L�( R: Z�( \& ! g�( V& o�( W& {�( Q& ��( R& ��( S& ��( T& ��( U& � �- �&' 9 � �- �&' + (& :&
n ��( Ȃ( Ђ( ( �( ^:
�' ]: �( � �( i �( n �( /�( ?�( S�( c�( i n &
& "{
h:
�& l
k: l
m: l
o: j: b
r: s�( t: }�& �� �4 �J �� \' � l� Y'
}�( @
�� � �
\�
�
��( * �
��( * �
��( � ��( Y,
Ӄ( N( �( �9 �(
�( x:
��& �# ��& �% �? �( z:
'� �# $�( |:
��& �$ "� �# P. � I�( ~:
�E �& '$ l� H$ �i �# ��' �% ��' �� * `�( �:
�E �& '$ l� H$ �i �# ��' �% ��' q�( �:
�� �# �� �$ �� � �/ ' ��( �:
�� �& ��( ��( ��( �:
� �& ��( * Մ( �: �( - ��( -
* �� 5& �( � �( �:
* �� 5& �� � � 0 @�( �:
* �'' R' �� �$ `�( �: t�( �- ��( �- ��( �-
�� �# '� & U�' ��( �:
�F' �# �R �' ��( �: څ( �- �( - �( �4 �( �- 5�( Y,
�F' �# �R �' * G�( �: Z�( ��
�� �& q�( �: ��( o- ��( f4 ��( o-
�% �� �# ��& �% ʆ( �:
۞ �$ �� �& �( �:
��( "n �( �: �( �5 '�( �: 9�( �:
* �F' �# �R �' �� �9 J�( �:
UM �G �( �% �A *
� * a�( �:
H �F' �# ��( [m ��(
��& * ��( �:
z Ҡ 9 ��( �:
* � �� ��( * ��( �: ҇( �- �( - ��( �4 �( �- )�( �4 <�( Y, W�( �: l�( �: z�( ��
& ۞ �$ �� �& ��( �: ��( �:
�& �# 3� W% ��( � � ��( * ��( �:
�& �# 3� W% ��( ň( � � ͈( �:
�& �# 3� W% ň( ( * ��( �( * � ��( �:
�� �$ 3� W% �( ��( * �( * V�
) � �9 �# �( �: �( - 4�( i, M�( � l�( n, ��( i, ��( r, ��( i, ډ( w, ��( y, &�( {, G�( }, i�( n, ��( n, ��( l, ��( u,
�9 �F' �# '�
��&
Ɋ( �: ڊ( O6 ��( �, �( �, �( �0 ,�( �5
�� �& 3; [m <�( �: Q�( f4 g�( f4
* �� �& u�( [m {�( [m ��( * ��( �:
�� �& 1� �' ��( �: ��( �:
�� �I � '
;W ˋ( �:
�� �& 1� �' ߋ( �:
H � �$ �( �: �( o- �( �, -�( � 6�( � >�( - ]�( - ��( - ��( - ��( - Ќ( - �( - �( - �( - 5�( -
�� �# � 9 \�( ; p�( g� ��( g� ��( ɍ ��( �- ��( �-
۞ �$ *Q �& ��' !H ύ( ;
۞ �$ �� �& �� !H �( ;
& �F' �# ��& �% ��( ; �( f4
^$ � �$ ۞ �$ )�( ;
�1
:�( � A�( � H�( � N�( ; f�( �- |�( - ��( �4 ��( �- ��( �: ӎ( �:
�F' �# �R �( .�'
( �( ; ��( �: �( *- 0�( �: E�( �: Y�( ; o�( �: ��( �: ��( �: ��( ; ˏ( �:
�F' �# ��
( �( $; ��( o- �( ; �( - /�( - L�( - b�( Y,
�1
{�( ,; ��( � ��( �, ��( �, �( D�
ې( �( f. A �( 2;
� �A * �( 4;
� 1�( 6;
� '�
��&
�% ~ �K
,
U�( 8;
� r�( :;
� �� ��( <;
� '�
��&
w�
��( >;
ې( �( f. A Ց( @; �( R� �( f� %�( "� <�( R� U�( �
ې( n�( f. A w�( G;
ې( n�( f. A ��( I; ��( R� Œ( � ߒ( R� �( �
� �$ 3; [m �( O; �( f4 +�( �: :�( �: M�( o- \�( �5 m�( f4 ��( o- ��( O; ��( f4
�6 �J m�' q�' ��( Z; ē( �: ӓ( �: �( �: �( o- �( ; �( ; 2�( ; C�( $; U�( ; b�( �: w�( �: ��( �: ��( o-
�F' �# ��( 8: .�' �9 ��( i; Ӕ( �5 �( f4 ��( f4 �( f4 %�( - E�( ; W�( S- p�( �- ��( - ��( �4
�' ۞ �$ ��( u; ֕( �- ��( ; �( - -�( ; E�( ; ^�( �- w�( - ��( �4 ��( �- ��( / ږ( �: �( $; ��( ; �( � �( �:
* �� �# � �% 4�( �; E�( �; Y�( f4 g�( �: u�( - ��( �:
�� �# �
* ��( �;
L� [' ��( �; ֗( 0 �( 0 �( �: !�( �: 5�( �: I�( {5 ^�( {5
L� [' �� �& 1� �' � '
u�( �;
�F' �# �R �' X� & ��( �; ��( �;
* �F' �# �R �' �� �9 X� & ��( �; ʘ( �; ߘ( f4 ��( {5
�I' 1' �� �& �( �; ,�( - :�( o- G�( �: b�( o- p�( �:
�� �$ ��( & ��( �;
o$ @' T( ��( �;
^$ � �$ ۞ �$ ę( �; ۙ( Y, �( o- �( �5 �( �5 #�( f4 8�( f4
�F' �# � �9 � ( O�( �; \�( ,. r�( o- ��( �: ��( f4 ��( �: ��( ,.
�� �& � & � ( �; К( o- ݚ( �: �( o- ��( �4 �( Y, 5�( �+ Q�( Y,
�( � H k�( �; ��( Y, ��( Y, ɛ( ; �( ; ��( �4
* ۞ �$ �� �$ �� H �( �; 4�( Y, G�( Y, ^�( Y, o�( Y, ��( f4 ��( �+ ��( �+
9Q �$ ߜ( �; ��( f4 �( �5 )�( o- D�( f4 [�( f4 t�( k- ��( o- ��( 9- ��( Y, ɝ( f4 ߝ( �: ��( f4
�( o- (�( ,. =�( f4 U�( ; p�( s4 ��( y4
�$ �F' �# � �% ��( �; ��( K6
�� �# � �% ٞ( �; �( �� �( �: �( ,.
�$ � �$ ;�( �;
�� �$ � �$ R�( �;
^$ � �$ �� \ � \ i�( \ v�( �; ��( f4 ��( f4
_ ^D ß( �; ڟ( k-
�& �9 ��( �;
�( �-
۞ �$ �� �$ �� H #�( < A�( o-
�& ۞ �$ �� �$ �� H e�( < ��( -
* l!' �& ��( < Š( �- ݠ( - �( f4 �( f4 8�( �-
�'' R' �� �& Q�(
< j�( - ��( - ��( - ��( - ١( �
�( H ��( < �( � 4�( �- O�( �-
۞ �$ �� �$ �R �' i�( < }�( �4
۞ �$ 3�& � ��( ~ ��( < ��( �4 Ϣ( �4 �( �. ��( �5 �( - &�( '.
۞ �$ �� �& �
F�( $<
i$ �I' 1' �� �& V�( &< u�( f4 ��( �4 ��( /
��( �& ͣ(
ۣ( +< ��( �4 �( �4 ,�( �4 G�( - `�( *- u�( *- ��( �- ��( �4 Ť( �- �( :+ �( �-
�'' R' �� �& ��' �( 8< 8�( - M�( �- t�( �-
��& �$ ��& �% �A * ��( ��( =<
^$ ۞ �$ � �$ ��( ?< ܥ( *-
۞ �$ �� �& �% * �( B< �( �+ !�( �4 3�( - I�( f4 c�( x.
� �$ � �* $H ��( I< ��( Y, Ǧ( Y, �( Y,
Tl �9 ��( N<
�F' �# $H �( P<
�m �9 2�( R<
Ӄ( N( L�( T<
Ӄ( N( l�( V<
� H
) �E ��( X<
�F' �# ^$ ��( * ��( Z< ݧ( Y, ��( R� �( �� 4�( o4 K�( Y, e�( o4 {�( Y, ��( x. ��( Y, ��( Y,
�� �9 �F' �# ƨ( f< �( Y, �( Y, �( Y,
� �& P ~ �( k<
�I' 1' � �& 5�( m<
� �& '' * K� O�( o<
� �& �
' �K A � . q�( q<
� �& �' � ��( s<
0 � �& ��(
: ��( u<
� �& �K A � . ҩ( w<
�I' 1' J%' ~ �( y<
* �I' 1' � �& �( {<
�I' 1' l!' �& �( }<
�I' 1' -�( � 2�( <
�I' 1' J�( � R�( �<
�I' 1' m�(
|�( � ��( �<
�I' 1' ��( ~ ��( �<
�I' 1' Ȫ( � Ѫ( �<
�I' 1' ð
e �( �<
�I' 1' �$' ~
�( �<
�I' 1' ��& �% �A * ,�( �<
�I' 1' �% � L�( �< h�( m<
� �& �A * ��( �< ��( �< ϫ( �<
�'' R' �� �& �A * ��( �< �( $; +�( ; ?�( �: W�( Y, s�( Y, ��( Y,
�h' �* ��( �<
* � �$ �h' �* � . ��( �< ٬( �<
�h' �* �( �<
�h' �* �� � � . �( �<
�h' �* �� )�( �<
�h' �* �� � ?�( �< V�( �- o�( �5 ��( - ��( - ��( f4 ��( o- ֭( �5 ��( o-
i$ � �$ ��& �% �( �< '�( f4
�� �$ ��
?�( �<
�� �& ��
]�( e�( �< y�( ,. ��( �5
�D' �( �� �' ��( �< ��( �<
�D' �( ֮( * �( �<
* �D' �( r ��( �<
�( � �( Y,
F�( �2 N�( �< j�( *- {�( *- ��( *- ��( f4 ��( �- ԯ( �+
��' \' "� �# �\ �I �( �<
�# �F' �# �� <H �\ >H �( �< *�( � <�( �� W�( �� r�( � ��( � ��( � ��( �+
\' j�& �$ ΰ( �< �( ]�
* UM �G ��( �$ ��( �< �( F /�( �+ P�( K� a�( �� ��( � ��( �+ ��( �
UM �G
Pg * Ʊ( �< ޱ( �� ��( �+
�' ^$ � y( .�'
( �( �( �<
�$ �F' �# 1�( �<
�' �F' �# �1 o$ B�( �<
z ^�( * l�( �< ��( - ��( ^- ��( -
� �G =� H G� H IJ( �< ܲ( - �( - �( ^- �( - 0�( �� F�( - Y�( Y, s�( Y, ��( - ��( *-
�F' �# ��& �% '� & ��( �< γ( x. �( x. �( Y, �( 9-
0 �F' �# -�( � 4�( . ?�( � G�( . S�( = k�( -
� �& �I' 1' �&' K' ��( = ��( ��
�I' 1' �&' K' -�( � ��( =
�I' 1' ^$ Ĵ(
= ۴( *-
� �& �( * �( =
� �& �&' K' |�( � m�( J�( � �( = 6�( b.
�F' �# � �$ �A * L�( =
۞ �$ �' �& o�( =
* u�( [m {�( [m O�
�
��( =
�� �# �( �% ��( =
R$ �� Z% �1 õ( = ҵ( - �( - �( �: �( f4 =�( �: _�( S- {�( �-
�'' R' �� �$ �� H ��( &= ��( -
�'' R' � Ƕ( )= ۶( Y,
�'' R' *Q �& ��( ,= �( �- !�( �- 9�( �- Q�( �- c�( �- r�( �,
�� �# 2' Za �* ��( 4= ��( �4 ��( �- ��( �- ҷ( 4=
�'' R' �( �( := �( f4
* ۞ �$ �� �& �( == 1�( �- A�( - ]�( - x�( �- ��( �-
�� � �'' R' ��( D= ��( f4 ��( �- ܸ( q6 ��( ��
�( -
^$ � y( �R �( .�'
( �( K=
� y( �R �( 5�( �( G�( M= h�( } ��( - ��( ;
* �� �# � �% �A * ��( R=
* �� �# �( �% �A * ߹( T= �( Y, �( - ;�( �- X�( �- z�( f4 ��( M= ��( } ۺ( �;
�� HH �M
�( ^=
��( "n �K
�
�( `=
�� Z% ��& . ��& s9 '�( b=
�� �# '� & =�( d= W�( d= o�( o4 ��( �-
�F' �# ��( ��( i=
�4 dH �M
�J ˻( k= ڻ( � �( �# ��( 71 !�( 71
�& �# F�( @9
) �E l� H$ M�( q= e�( �
* �F' �# �~( �9 � & ��( t= ��( *.
* � �$ ��& �% ��( w= ��( �5 ü( �5 Ӽ( f4 �( f4 ��( �: �( o-
UM �G � �% �A *
� * �( = 2�( |� F�( |� ^�( |� s�( �� ��( |� ��( |� ��( �� ̽( |� ݽ( �� �( �, �( \�
�& �# W� P &�(
.�( �= <�( �-
�%' �* S (& W�( �=
�%' �* j�( �=
(& �%' �* ��( �= ��( =
* �I' 1' ��( �=
۞ �$ �� �& o �$ A � 0 ž( �= ۾( �. �( g.
(& �%' �* S (& ��( �= �( �=
* �%' �* &�( �=
۞ �$ �� �& o �$ w � 0 @�( �= W�( �; v�( �: ��( �: ��( �:
� �D' �( f. � ��( �= ��( �= ƿ( �= Կ( �= �( �= ��( �= �( �- �( �4 -�( *- C�( �- `�( -
t�( �% f. w � . z�( ��( ��( �=
t�( �% ��( w 6( . ��( �=
\�& �$ �
��( �=
\�& �$ �( : �( . �~( �9 �( �=
t�( �% f. w � . �( �=
�F' �# �A * �( �= �( |� 3�( |� O�( |� h�( �� ��( |� ��( |� ��( �� �( |� �( ��
�� �$ � vI � * ��( �= �( �-
�F' �# � �4' * *�( �= :�( �-
�'' R' \ � �D � U�( �= u�( �-
�� �$ ��( * �9 �# V�
) ��( � ��( � ��( e [ ��( ��( ��( �=
�� �# o -9 � e ^' e ��( �=
�& �# ��( �= ��( �5 ��( �5 ��( �5 �( �5 �( �5 .�( �5 B�( �5 U�( �5 o�( �- ��( - ��( �4 ��( �-
�� �# 0 & � 8� ��( �=
* �� Z% �& �# ��& �# X �% �� ��( �=
1� �' �, \ � \ ~ e ��( �= �( #/
* 1� �' �(
!�(
(�( �'
4�( �= S�( #/ j�( #/ ��( f4 ��( f4 ��( ;
�1
��(
��( 9: ��( �= ��( �- �( �: �( �: 2�( �: M�( - b�( �4 u�( �- ��( �: ��( �: ��( ; ��( �: ��( �:
۞ �$ �� �& �2
��( �= �( ; %�( $;
X&
7�( * �� * A�( > V�( o- e�( ; r�( �5
L� [' �� �& 1� �' Ѷ * ��( >
1� �' � '
��(
> ��( m5 ��( �: ��( �: ��( �: ��( 0 �( �; -�( �; H�( O6 g�( w5 ~�( �: ��( y5 ��( �: ��( �: ��(
> ��( {5 ��( {5
�( o- �(
>
[' �� �# � �% � �% +�( > F�( Y, _�( �5 k�( �: {�( �: ��( �: ��( �� ��( *- ��( - ��( |� ��( |� �( �� 5�( |� Q�( �� n�( |� ��( �� ��( |� ��( |�
UM �G �i A ��( 1> ��( �,
t�( �% ʙ" ��( 4>
t�( �% ~ ��( 6>
�F' �# �R �' � �$ 9Q �& �( 8> �( �-
�& '$ 3� W% -�( �A 9 7�( 9 A�( ;> O�( �0 _�( �0 t�( �0 ��( m/
�� �# � ��( A>
�# z ϓ ) ��( C> ��( ,, ��( m/ ��( / �( / 4�( m/ M�( �0 ]�( �0 s�( m/ ��( �, ��( m/ ��( m/ ��( m/ ��( �, ��( ��
* W� � ��( S>
W� � lG
��(
�( U> �( �0
�# �� �# ��& �# -�( X> E�( |: ^�( i� ~�( h8 ��( |:
UM �G ZC <H ��( ^>
UM �G ZC <H ��( `>
��& �$ P. � ��( b>
��& �$ $H ��( d>
��& �$ ��( f> �( f>
��& �$ "� �# �( i> '�( ~:
��& �$ � �x � iJ <�( l>
��& �$ � �x � iJ
X�( n>
��& �$ {�( p>
��& �$ "� �# ��( r>
��& �$ �g ��( t> ��( r>
��& �$ � �x ��( w>
��& �$ . �, ��( y>
�& X% � ��( {> ��( �0 �( �0
�& �# $H &�( >
* �& �# :�(
?�( �> b�( �0
�& �% � � v�( �> ��( m/ ��( m/
�� �# �� ��( �>
��& �% � � ��( �> ��( �0 ��( \�
* �� � �( �>
�� �# <�( "9 J�( #9 U�( �>
�E �� �$ "� �# � �# b�( �>
7�( 9 �& '$ �� �E _ A s�( }�( �A 9 ��( �>
�E �� �$ ��( �# ��( �# � �# � �# ��( * ��( �> ��( 1>
8% �� �$ ��( �>
�$ �& '$ ��( �>
�& '$ �� �$ P�
8% �( �>
�� �$ V�
) �( �>
�E �� �$ P�
8% "� �# �i �# �w( 9 3�( ��' �% ��' 7�( 9 ?�( �>
�E �� �$ P�
8% "� �# �w( 9 3�( Z�( * 7�( 9 b�( �>
�� �$ ��( �> ��( �� ��( �� ��( (� ��( (� ��( (� ��( (� ��( �� �( (�
l� H$ �% 79 �� �( �>
l� H$ �A D9 �% 79 �� +�( �>
* . � �2 �P C9 8 2 h� 2 F�( �>
O$ P�
8% �& '$ �2 W�( �>
�- O$ �x � d�( �>
r�( F9 � O$ ~ z�( O$ �, ��( �>
1x( H9 � O$ ~ ��( * ��( �>
* . � �2 h� 2 8 2 ~ P �� P ��( �>
�& '$ P�
8% �- O$ ��( �>
7�( 9 ��( �>
* . � r�( F9 ��( �> �( �/
�& '$ l� H$ �% 79 �� e �( �>
� A$ ~ �2 . � �P @$ 8 2 h� 2 �( �>
�& '$ l� H$ �% 79 6�( �> I�( �> b�( �> ��( �>
g� V% �& �) P. 8� ��( �>
* �& '$ l� H$ ��( �> ��( �> ��( { ��( �/ �( �/ +�( �/
0 & �%
& P�( �>
0 & %�& P �� . _�( �>
0 & �% & L: �% ��( �>
��( # ��( �>
��( #
) �E ��( �> ��( �,
$ �& '$ � iJ ��( �>
# ��( $ � ��( �>
S P$ �( �>
�� �# ��& * #�( �>
�& '$ �� �# �1 8�( �>
�& '$ K�( �>
�# �& '$ `�( �> w�( 15
��( �# ��( �>
��( �# �Y � ��( � ��( �>
�� �# �9 �# ~ ' UM �K V K( ) ��( �>
* ��( �# �9 �# ��( �# � . ��( �>
��( �# �( $H �( �>
��( �# �9 �# ,�( �>
UM �K V K( d @�( �>
�& '$ �� �$ Y�( ? n�( �>
��( �# ��& �# ��( �# �9 �# ��( ?
�
}% � � ��( ?
t�( �% ��( ?
. t�( �% � A L? ��( ? ��( ?
t�( �% $H ��( ? �( 6> �( }
7�( 9 �& '$ �� �E f. A s�( }�( �A 9 0�( ?
"� �# u( ��& G�( ? _�( ?
� �% 8 � � x�( ��( �& �% ��( ?
�� �# } i$ ��( ?
* �� �# } i$ ��( ?
�F' �# } i$ ��& h$ �9#
��( ? ��( ?
�Y �' �(
/�( ?
) �% D�( ?
V% �i �# 3� W% . � `�( "?
Y' �� \' W
�' s�( $?
�� \' W
�' l� Y' ��( &? ��( &?
l� Y' ��( )?
�Y �' �A * ��( +? ��( ��
a� �E �U yH ��( .?
* � n( �� �& .� o( Ȉ * �( 0?
' ۞ �$ �� �& �� \ /�( 2? H�( 2?
i$ �Y �' _�( 5?
* �Y �' �(
{�( 7?
�Y �' ��( 9? ��( 9?
�Y �' ��( <? ��( 9?
* �Y �' ��( ?? �( ?? �( 2? /�( �0 B�( m4 P�( o4 g�( o4
�F' �# � �% * }�( G? ��( o4 ��( o4 ��( m4 ��( o4 ��( o4 ��( o4
z2' �( �( O?
* �F' �# 3�( �( >�( �( I�( Q? h�( 9? �( 9?
Ӄ( N( } i$ ��( U?
�� �# ��&
��( W?
�� �# �&
��( Y?
�� �# �&
��&
��( [?
�� �# ��( �' �( ]?
�� �# �( #�( _?
7�( �' C�( a? Z�( �+
�� �# ��( �' � �% m�( d?
* �F' �# {�( �' ��( �' ��( �' ��( f?
�� �# �&
��( h?
�� �H ��
��( j?
�� �H ��
�( l? �( - !�( = 8�( �= K�( g. ^�( �= r�(
, ��( !, ��( , ��(
, ��( %,
� �% ��( x? ��( 2? ��( �- �( �+ (�( 2?
�F' �# � U( ?�( ~?
�9 T �9 5y
S�( a�( �? o�( �0
�& �# �i �# }�( �? ��( �? ��( ]? ��( a? ��( �, ��( �,
� �% Oa e ��( * ��( �? ��( �
& �'' R' �( �?
& �'' R' �2
�( �?
�'' R' �2
!�( �?
�'' R' ;�(
F�( X�( �?
o m�( �? ��( �- ��( 5 ��( �+
�� �# ��( ��( �? ��( k� Di k�
�Y �' ��( �?
�� �# � �% �5 �( � e �( �?
^$ E)' B& �( E& '�( �?
�F' �# H�( X�( �?
�� �# � �% �1
�*
m�( �? ��( ̢ ��( �� ��( �� ��( ��
�F' �# \ � ��( �? ��( 9-
�9 T �9 5y
��( �?
�F' �# Oa �9 ��( ��( �( �?
�F' �# Oa �9 ��( �( �?
�� �$ �� !H *�( �? =�( �, E�( �0 W�( �0 `�( � p�( �, |�( ?
� �% 8 � � �& e ��( * ��( �?
�� �# ��( �% Ɠ �% � * ��( �?
Ɠ �% $H ��( �?
* � �% A; ��( �?
� �% 8 � � ��( ��( * �( �?
4H �� �( �1
�' * �& * �( �?
& �� �# ��& �% o ð
&�( �? 7�( �- G�( - Z�( �? o�( = ��( �= ��( g. ��( �=
��& �% ��( �?
�� �# �� �E ��( ��( m�& ��( �? ��( R� �( ��
�� �# W� � (�( �? F�( �? k�( �- ��( �+ ��( 5
�� �# ��( ��( �? ��( _? ��( = ��( �= �( g. �( �=
�&
2�( �?
�� �# R * I�( �? _�( �+ w�( 2? ��( 2? ��( 5? ��( 7? ��( 9? ��( 9? �( <? �( 9? +�( ?? ?�( ??
* �Y �' S�( * X�( �? r�( �- ��( �+ ��( �4 ��( �? ��( �?
UM �G � �% �' �$ ��( �& ��( �?
�F' �# <" �& ( ��( �?
� �$ �' �$ ��( �? �( k- %�( k- 9�( f4 L�( �? f�( �- �( _? ��( �+ ��( �0 ��( �0 ��( �0 ��( �0 ��( �0
�( �0
� oJ � oJ w� #�( @
�' ^$ 7�( @
1� �' �� �$
" * T�( @
{�& �( v�(
�& �$ <" ��
1� �' �*' \ ��( @
�� �# �& �$ �� �$ ��( @ ��( .- ��( Y, ��( 5-
�F' �# ��( �' ,G �( @ $�( 7- @�( ]? V�( �, g�( Y,
* 0� �' g �' {�( !@ ��( �- ��( �- ��( Y,
L� mH ��( yH ��( &@ �( a? &�( �5 C�( k-
� �$ �A * W�( +@
� �$ 0 SH x�( -@ ��( -@ ��( k- ��( k- ��( k-
� � H � D �( 3@ -�( - J�( -
~ ( H i�( u�( 7@
�' �& ^$ ,G ��( 9@
� H i�( �� D ��( ;@ ��( �- ��( Y, ��( R� �( � 2�( �
i$ �F' �# � ' �& P�( B@
i$ �F' �# '� & r�( D@ ��( D@
�F' �# �� � ��( G@
} i$ ��( I@ ��( Y,
h$ �� �# } i$ �( L@ )�( L@
�F' �# L/( R( } i$ L�( O@
* �F' �# L/( R( } i$ k�( Q@ ��( ? ��( ? ��( B@ �( ��
�F' �# L/( R( W� M( $�( W@ H�( ? j�( Y, ��( Y, ��( [, ��( Y, ��( Y, �( B@ .�( Y, E�( Y, X�( ~?
�F' �# � U( s�( c@
�F' �# � U( @ �* ��( e@
�F' �# � U( � ��( g@ ��( �� ��( ��
�G �� B& '� E& ��( ��( k@
�& ۞ �$ �( m@ �( �- *�( . C�( �- U�( Y,
� � n�(
x�( s@
0 �� 5& Oa 6& ��( u@
�'' R' ~e � ;�(
ye � ��(
��( ��( w@ ��( �=
۞ �$ �� �$ �� H .� o( ��( z@
�� �( �A * �( |@ 9�( S-
� �G ' H b�( @
^$ .� v( |�( �@
�� �& � n( � * ��(
��'
��( �@ ��( �- ��( <
* �'' R' � n( �� �$ Ȉ * .� o( �( �@ $�( � L�( H� q�( �. ��( �� ��( �4 ��( �4
�I' 1' ��( �@ �( �. �( �
�I' 1' '
;�( �@
۞ �$ �� �$ AD'
9D'
.� o( �� H Ϭ
Ȉ * U�( �@ z�( ^- ��( H� ��( '. ��( ,. ��( ,. �( y�
�� B& #�( �@ =�( �- Y�( �-
�& �� \' x�( �@
P�
�& ��( �@ ��( f4 ��( - ��( k- ��( k- �( �5 �( R� 8�( "� S�( R� r�( �� ��( R� ��( �� ��( ��
�� �# 2' ��( �@
�� �# ��( ��
* �( �@ )�( �@
* � �$ ?�( �@
� �$ �1' �' T�( �@
�!' ' i�( �@
l!' �& }�( �@
�F' �# S HH ��( �@
1� �' ��( �@
;H �4 dH �M
�J ��( �@
�F' �# � N< �# l� Y' ��( �@ ��( ,- �( �@ 6�( A6 Q�( �+
�F' �# �' �& e�( �@
� �$ �� �& y�( �@ ��( k- ��( Y,
�9 �F' * ��( �@
�9 �F' �# �O �( �@ �( Y, �( �
* �F' �# �O �( �@ 8�( f/ P�( Y, b�( 9- t�( Y, ��( �� ��( f/
* �'' R' �� W( ��( �@
* �F' �# �� W( �( �@
* �� �& �
�& * �( �@ �( �;
۞ �$ �� �$ �1
�' * �( �@
۞ �$ �� �$ �' * '�( �@ @�( �-
* ۞ �$ �� �& �� !H Z�( �@ {�( `� ��( H� ��( �
۞ �$ �( �@ �( �@ �( ��
�(
9�
.�(
��&
9�( * F�(
[�( �@
�� �& r�(
��(
��(
��(
��( �@
�B
�( �@ �( �- �( � �( H�
* ۞ �$ � �G 5�( * �� * K�( �@ m�( k< ��( m< ��( q<
0 �I' 1' �
' ��( * �( A �( w< ��( {< �( {<
�I' 1' ~ �� A � . 7�( A L�( < f�( �< ��( �< ��( �< ��( �< �( �< �( �< !�( �< C�( A Y�( �< w�( �?
۞ �$ �� �& ��( A ��( ". �( ..
4H � �G �1
�& * ��& t' �( A �( 5 �( �4 :�( �
* � �G �
�& * ��& t' N�( A
�1
�
��& t' k�( A
�# z2' �( ��( A ��( Y, ��( �- �( Y, �( �. �( �+
�'' R' v �( �( 'A �( Y,
^$ >�( v( /�( *A
�F' �# .� v( J�( ,A
^$ .� v( 3�& o d�( .A
* ^$ 3�( �( >�( v( � �% }�( 0A
�
��(
��(
��( * ��( 2A �( 2A �( ,- �( Y,
�F' �# 0 SH !�( 7A
H � �G H >�( 9A \�( �4 q�( 5 ��( �4 ��( �4 ��( 5 �( 5
X& t' �( AA
�( -
� �& /�( * C�( DA d�( Y-
� �& �� �H o ��( GA ��( - �( -
� �& �� �H �( KA ) ��
HH � �& �� HH ) NA
' � �& 2 ) PA H ) - Y ) �?
HH � �& S HH m ) TA � ) - � ) NA
� �& �$' 1H � ) XA � ) -
4H � �& S HH � ) [A
HH � �& � ) ]A ) x.
�F' �# ��& ') �& 9) * L) * d) `A
Y' �� ;H w) * W
�' �) * �) P �) bA
[' �) dA
*Q �& 9Q �$ �U �' �U �' �) fA �) �6 �) fA
^$ L� [' ��' ~ ") jA =) #/ _) &/
1� �' z) �' �) nA
1� �' z) �' � �$ �) pA
�� �& 1� �' � '
�) rA �) �x �) 0 ) #� +) �; <) �; S) #/
�� �& 1� �' f) zA }) rA
�� �$ 1� �' �) }A
�U �' �) A �) {5 �) {5
O( �F' �# � ' �& �) �A
O( �F' �# '� & ) �A 5) �+ Q) Y, m) Y, �) Y, �) �,
�F' �# R * �) �A �) Y, �) Y,
�F' �# ) * $) �A
pC( mH @) yH Q) �A
۞ �$ �� �& o �w �$ i h) �A }) 5 �) 7A �) �- �) d? �) �- �) �- ) �= 0) �. F) �- ^) �- }) ��
�I' 1' �(
�) �A
�I' 1' �) �A �) �= �) �= ) �=
�I' 1' 3 * 4) �A G) �. _) �. �) �= �) �= �) �� �) �. �) �@
) �. !) �= 8) �; T) �A u) �. �) �.
�Y �' �(
�) * �) �A
l� Y' �) �A �) �+ �) �+
۞ �$ �� �& o �w �$ !i ) �A
* O
' ) �A 0 ) 2? _�$ 8 ��& �0 H ) �0 P�$ 8 S ) U� ] ) 2? s ) Y, � ) Y,
� �% Oa e � � ) �A � ) ˠ � ) Ϡ � ) Ϡ
) � 2
) �A
�& �# O % ��
B
) �A N
) �A
Ӄ( N( ��& h$ �9#
^
) �A {
) Y, �
) �- �
) Y, �
) Y, �
) Y, �
) Y, ) Y,
Ӄ( N( W� M( 1 ) �A K ) �?
* � �% ':
V ) �A d ) 2? | ) �� � ) �� � ) �? � ) ��
�& �# � ) a% � ) BH
`�
� ) �A
�& �%
) �% 8 e �
� ) �A
f. A � )
) �A ) �A ) �? ' ) �? 8 ) �+ J ) -
� �$ �1
e ) �A w ) f4
�� �# ��&
� ) �A � ) �?
�'' R' ;�(
Mf � ) �A � ) ]? � ) a?
[' ^$ � �$ -' �' k' �' � ) � � ) �A
) f4 $
) {5 =
) �5 P
) o- f
) d?
�� �$ t
) * �
) �*' \ ��
z�
�
)
�
)
X& CH � �
) * �
) B �
) �5 �
) m5 �
) �- �
) �+ ) �4
�( �Y �' !)
B 9)
B P) <? g) 7? �) ??
�Y �' �) �) B �) �? �) �? �) �+ �) �? ) 2? .) 2? D) 5? _) 9? o) U� z) �, �) �- �) �# �) @� �) � �) U� �) - �) > �) �A ) �A
V% �i �# 3� W% ) %B
V% �i �# 3� W% Iv( ') 2) 'B
3� W%
) �E M) )B
W% �& �# Q=
E�& * X) +B
*
) �% b) -B
�# �& '$ y) /B
�# �& �# \P �# �) 1B �) �0
�# �& �# \P �# `� �� * �) 4B �) �0 �) �0
�& �# �) BH d `� d �) 8B ) �0
�& �# � ) a% ) ;B -) �0 M) >
�& �# � ) a% BH
`�
e) ?B
�& �# � ) a% |) AB
�& �# � ) a% BH
`�
�) CB �) �0 �) �0 �) �0 �) �0 �) �0 ) �0 ) �� 3) �0 N) �0 j) �0
�& �#
) �% l� H$ �) OB
�& �# �
�) QB
� �% �) SB �) x? �) SB �) x?
� �% $H � * ) XB
� �% 8 � � x�( ��( ) ZB
� �% 8 � � #) \B >) ZB
� �% 8 � � �& e T) _B h) _B
�# � �% � * �) bB
Ɠ �# �) dB
Ɠ �# $H �) fB �) �0
��& �% o �% �) iB ) �?
* ��& �% o �%
) lB
��& �% $H %) nB
��& �% 7) pB G) �? U) ��
1�
% V q) tB
l 9� w o �� �/ u�
�) vB �) U� �) �� �) 7�
1�
% �) ) {B
1�
% ) & '^ & � [E �* *) }B ?) �� M) m/ _) �� n) �0 {) �0 �) �0
�& �# � �# �) �B �) �0
�& �# � �# W� � �� �) e � * �) �B �) >
�� �# ��& �) �B
) �0 ) m/
�% () �B
�E �x# �% �i �# ,G � ?) �B
�E �i �# ,G � T) �B
�x# �% l) �B �) m/
dW �% g� V% �) �B
dW �% �) �B
�� �# B�& U% dW �% �) �% �) �B
dW �% g� V%
) �E �) �B
dW �% �) �B
�E dW �% )
�i �# P�
8% ) �B
I% dW �% &) �B
��& I% 9) �B
��& I% S) �B f) �> {) �> �) �0 �) ?
�
}% �) �B
�
}% �) �B �) �B �) �B �) �B ) �B ) �B 1) �B F) �B R) �B ]) �B p) �B ~) 15 �) > �) �0 �) �1 �) �0 �) �1 �) �0 �) > ) > ) > ) �? -) �? A) �- ]) Y,
�F' �# �� r) �B �) 7? �) 9?
* �Y �' �A * �) �B �) 9? �) <? ) ??
�Y �' S�( * )) �B F) ??
* �Y �' �% * j) �B �) > xe_bb drm_suballoc olist flist soffset eoffset xe_reg ttm_caching ttm_uncached ttm_write_combined ttm_cached ttm_resource_manager_func intersects ttm_resource_manager use_type use_tt ttm_buffer_object ttm_place ttm_resource placement ttm_device sysman man_drv vma_manager dev_mapping ttm_bus_placement ttm_lru_bulk_move_pos ttm_lru_bulk_move ttm_pool_type shrinker_list ttm_pool use_dma_alloc use_dma32 ttm_device_funcs ttm_tt_create ttm_tt_populate ttm_tt_unpopulate ttm_tt_destroy eviction_valuable evict_flags delete_mem_notify swap_notify io_mem_reserve io_mem_free io_mem_pfn access_memory release_notify ttm_tt ttm_operation_ctx ttm_placement xe_force_wake_domain_id XE_FW_DOMAIN_ID_GT XE_FW_DOMAIN_ID_RENDER XE_FW_DOMAIN_ID_MEDIA XE_FW_DOMAIN_ID_MEDIA_VDBOX0 XE_FW_DOMAIN_ID_MEDIA_VDBOX1 XE_FW_DOMAIN_ID_MEDIA_VDBOX2 XE_FW_DOMAIN_ID_MEDIA_VDBOX3 XE_FW_DOMAIN_ID_MEDIA_VDBOX4 XE_FW_DOMAIN_ID_MEDIA_VDBOX5 XE_FW_DOMAIN_ID_MEDIA_VDBOX6 XE_FW_DOMAIN_ID_MEDIA_VDBOX7 XE_FW_DOMAIN_ID_MEDIA_VEBOX0 XE_FW_DOMAIN_ID_MEDIA_VEBOX1 XE_FW_DOMAIN_ID_MEDIA_VEBOX2 XE_FW_DOMAIN_ID_MEDIA_VEBOX3 XE_FW_DOMAIN_ID_GSC XE_FW_DOMAIN_ID_COUNT xe_force_wake_domains XE_FW_GT XE_FW_RENDER XE_FW_MEDIA XE_FW_MEDIA_VDBOX0 XE_FW_MEDIA_VDBOX1 XE_FW_MEDIA_VDBOX2 XE_FW_MEDIA_VDBOX3 XE_FW_MEDIA_VDBOX4 XE_FW_MEDIA_VDBOX5 XE_FW_MEDIA_VDBOX6 XE_FW_MEDIA_VDBOX7 XE_FW_MEDIA_VEBOX0 XE_FW_MEDIA_VEBOX1 XE_FW_MEDIA_VEBOX2 XE_FW_MEDIA_VEBOX3 XE_FW_GSC XE_FORCEWAKE_ALL xe_force_wake_domain reg_ctl reg_ack xe_force_wake gt awake_domains xe_gt tile reg_sr tlb_invalidation ccs_mode usm ordered_wq gtidle exec_queue_ops ring_ops fence_irq default_lrc hw_engines eclass mocs fuse_topo steering mcr_lock wa_active xe_hw_fence_irq xe_hw_fence_ctx dma_fence_ctx next_seqno old_tail xe_lrc fence_ctx xe_bo xe_reg_sr xe_engine_class XE_ENGINE_CLASS_RENDER XE_ENGINE_CLASS_VIDEO_DECODE XE_ENGINE_CLASS_VIDEO_ENHANCE XE_ENGINE_CLASS_COPY XE_ENGINE_CLASS_OTHER XE_ENGINE_CLASS_COMPUTE XE_ENGINE_CLASS_MAX xe_hw_engine_id XE_HW_ENGINE_RCS0 XE_HW_ENGINE_BCS0 XE_HW_ENGINE_BCS1 XE_HW_ENGINE_BCS2 XE_HW_ENGINE_BCS3 XE_HW_ENGINE_BCS4 XE_HW_ENGINE_BCS5 XE_HW_ENGINE_BCS6 XE_HW_ENGINE_BCS7 XE_HW_ENGINE_BCS8 XE_HW_ENGINE_VCS0 XE_HW_ENGINE_VCS1 XE_HW_ENGINE_VCS2 XE_HW_ENGINE_VCS3 XE_HW_ENGINE_VCS4 XE_HW_ENGINE_VCS5 XE_HW_ENGINE_VCS6 XE_HW_ENGINE_VCS7 XE_HW_ENGINE_VECS0 XE_HW_ENGINE_VECS1 XE_HW_ENGINE_VECS2 XE_HW_ENGINE_VECS3 XE_HW_ENGINE_CCS0 XE_HW_ENGINE_CCS1 XE_HW_ENGINE_CCS2 XE_HW_ENGINE_CCS3 XE_HW_ENGINE_GSCCS0 XE_NUM_HW_ENGINES job_timeout_ms job_timeout_min job_timeout_max timeslice_us timeslice_min timeslice_max preempt_timeout_us preempt_timeout_min preempt_timeout_max xe_hw_engine_class_intf sched_props defaults xe_hw_engine logical_instance reg_whitelist reg_lrc hwsp kernel_lrc exl_port engine_id xe_execlist_port ring_hwstam ring_hws_pga ring_execlist_status_lo ring_execlist_status_hi ring_execlist_sq_contents_lo ring_execlist_sq_contents_hi ring_start ring_head ring_tail ring_ctl ring_mi_mode ring_mode ring_imr ring_esr ring_emr ring_eir ring_acthd_udw ring_acthd ring_bbaddr_udw ring_bbaddr ring_dma_fadd_udw ring_dma_fadd ipehr rcu_mode xe_hw_engine_snapshot forcewake xe_devcoredump_snapshot snapshot_time boot_time ge hwe xe_guc_ct_snapshot ct_enabled g2h_outstanding g2h h2g xe_guc_submit_exec_queue_snapshot xe_devcoredump captured xe_device devcoredump ttm ufence_wq preempt_fence_wq unordered_wq tiles mem_access d3cold pm_callback_task heci_gsc needs_flr_on_fini pch_type pch_id dram_info edram_size_mb sb_lock skl_preferred_vco_freq max_dotclk_freq hti_state snps_phy_failed_calibration modeset_restore_state global_obj_list pipestat_irq_mask display_irqs_enabled enabled_irq_mask uncore pxp xe_heci_gsc mei_aux_device xe_gt_idle_state GT_IDLE_C0 GT_IDLE_C6 GT_IDLE_UNKNOWN xe_gt_idle residency_multiplier cur_residency prev_residency idle_status idle_residency xe_guc_pc rp0_freq rpe_freq rpn_freq user_requested_min user_requested_max freq_lock freq_ready drm_suballoc_manager hole xe_sa_manager gpu_addr cpu_ptr xe_uc_fw_status XE_UC_FIRMWARE_NOT_SUPPORTED XE_UC_FIRMWARE_UNINITIALIZED XE_UC_FIRMWARE_DISABLED XE_UC_FIRMWARE_SELECTED XE_UC_FIRMWARE_MISSING XE_UC_FIRMWARE_ERROR XE_UC_FIRMWARE_AVAILABLE XE_UC_FIRMWARE_INIT_FAIL XE_UC_FIRMWARE_LOADABLE XE_UC_FIRMWARE_LOAD_FAIL XE_UC_FIRMWARE_TRANSFERRED XE_UC_FIRMWARE_RUNNING xe_uc_fw_type XE_UC_FW_TYPE_GUC XE_UC_FW_TYPE_HUC XE_UC_FW_TYPE_GSC XE_UC_FW_NUM_TYPES xe_uc_fw_version xe_uc_fw_version_types XE_UC_FW_VER_RELEASE XE_UC_FW_VER_COMPATIBILITY XE_UC_FW_VER_TYPE_COUNT __status wanted_type xe_uc_fw user_overridden full_ver_required has_gsc_headers versions rsa_size ucode_size css_offset private_data_size xe_gsc security_version xe_exec_queue logical_mask last_fence entity tlb_flush_seqno lrc xe_guc_ads golden_lrc_size regset_size guc_ct_buffer_desc guc_ctb_info resv_space guc_ctb guc_ctb_snapshot xe_guc_ct fast_lock ctbs g2h_worker fence_lookup g2h_fence_wq fast_msg xe_guc_log exec_queue_lookup guc_ids guc_ids_bitmap fini_wq xe_guc ads submission_state hwconfig notify_reg xe_huc gsc_pkt xe_wopcm guc xe_uc huc gsc wopcm xe_gt_type XE_GT_TYPE_UNINITIALIZED XE_GT_TYPE_MAIN XE_GT_TYPE_MEDIA xe_dss_mask_t xe_eu_mask_t xe_mmio_range reference_clock engine_mask __engine_mask adj_offset seqno_recv pending_fences pending_lock fence_tdr pf_queue num_dw acc_queue bb_pool reserved_bcs_instance pf_wq acc_wq wb_index g_dss_mask c_dss_mask eu_mask_per_dss group_target instance_target engine oob xe_tile primary_gt media_gt mmio_ext xe_exec_queue_ops fini set_priority set_timeslice set_preempt_timeout set_job_timeout suspend_wait reset_status xe_ring_ops xe_lmtt xe_lmtt_pt xe_lmtt_ops lmtt_root_pd_level lmtt_pte_num lmtt_pte_size lmtt_pte_shift lmtt_pte_index lmtt_pte_encode xe_platform XE_PLATFORM_UNINITIALIZED XE_TIGERLAKE XE_ROCKETLAKE XE_ALDERLAKE_S XE_ALDERLAKE_P XE_ALDERLAKE_N XE_DG1 XE_DG2 XE_PVC XE_METEORLAKE XE_LUNARLAKE XE_BATTLEMAGE xe_subplatform XE_SUBPLATFORM_UNINITIALIZED XE_SUBPLATFORM_NONE XE_SUBPLATFORM_ALDERLAKE_P_RPLU XE_SUBPLATFORM_ALDERLAKE_S_RPLS XE_SUBPLATFORM_DG2_G10 XE_SUBPLATFORM_DG2_G11 XE_SUBPLATFORM_DG2_G12 xe_ptw xe_pt num_live is_compact xe_pt_ops pte_encode_bo pte_encode_vma pte_encode_addr pde_encode_bo xe_vma combined_links tile_invalidated tile_mask tile_present pat_index ufence xe_sriov_mode XE_SRIOV_MODE_NONE XE_SRIOV_MODE_PF XE_SRIOV_MODE_VF xe_step_info basedie intel_pch PCH_NOP PCH_NONE PCH_IBX PCH_CPT PCH_LPT PCH_SPT PCH_CNP PCH_ICP PCH_TGP PCH_ADP PCH_DG1 PCH_DG2 PCH_MTL PCH_LNL intel_global_state_funcs intel_global_state intel_global_obj intel_atomic_state intel_cdclk_config cdclk vco voltage_level intel_display_runtime_info rawclk_freq pipe_mask cpu_transcoder_mask port_mask num_sprites num_scalers fbc_mask has_hdcp has_dmc has_dsc slice_mask degamma_lut_tests gamma_lut_tests intel_display_device_info __runtime_defaults abox_mask cursor_needs_physical has_cdclk_crawl has_cdclk_squash has_ddi has_dp_mst has_dsb has_fpga_dbg has_gmch has_hotplug has_hti has_ipc has_overlay has_psr has_psr_hw_tracking overlay_needs_physical supports_tv pipe_offsets trans_offsets cursor_offsets intel_display_params vbt_firmware lvds_channel_mode panel_use_ssc vbt_sdvo_panel_type enable_dc enable_dpt enable_sagv disable_power_well enable_ips invert_brightness edp_vswing enable_dpcd_backlight load_detect_test force_reset_modeset_test disable_display verbose_state_checks nuclear_pageflip enable_dp_mst enable_fbc enable_psr psr_safest_params enable_psr2_sel_fetch intel_wakeref_t intel_display_power_domain POWER_DOMAIN_DISPLAY_CORE POWER_DOMAIN_PIPE_A POWER_DOMAIN_PIPE_B POWER_DOMAIN_PIPE_C POWER_DOMAIN_PIPE_D POWER_DOMAIN_PIPE_PANEL_FITTER_A POWER_DOMAIN_PIPE_PANEL_FITTER_B POWER_DOMAIN_PIPE_PANEL_FITTER_C POWER_DOMAIN_PIPE_PANEL_FITTER_D POWER_DOMAIN_TRANSCODER_A POWER_DOMAIN_TRANSCODER_B POWER_DOMAIN_TRANSCODER_C POWER_DOMAIN_TRANSCODER_D POWER_DOMAIN_TRANSCODER_EDP POWER_DOMAIN_TRANSCODER_DSI_A POWER_DOMAIN_TRANSCODER_DSI_C POWER_DOMAIN_TRANSCODER_VDSC_PW2 POWER_DOMAIN_PORT_DDI_LANES_A POWER_DOMAIN_PORT_DDI_LANES_B POWER_DOMAIN_PORT_DDI_LANES_C POWER_DOMAIN_PORT_DDI_LANES_D POWER_DOMAIN_PORT_DDI_LANES_E POWER_DOMAIN_PORT_DDI_LANES_F POWER_DOMAIN_PORT_DDI_LANES_TC1 POWER_DOMAIN_PORT_DDI_LANES_TC2 POWER_DOMAIN_PORT_DDI_LANES_TC3 POWER_DOMAIN_PORT_DDI_LANES_TC4 POWER_DOMAIN_PORT_DDI_LANES_TC5 POWER_DOMAIN_PORT_DDI_LANES_TC6 POWER_DOMAIN_PORT_DDI_IO_A POWER_DOMAIN_PORT_DDI_IO_B POWER_DOMAIN_PORT_DDI_IO_C POWER_DOMAIN_PORT_DDI_IO_D POWER_DOMAIN_PORT_DDI_IO_E POWER_DOMAIN_PORT_DDI_IO_F POWER_DOMAIN_PORT_DDI_IO_TC1 POWER_DOMAIN_PORT_DDI_IO_TC2 POWER_DOMAIN_PORT_DDI_IO_TC3 POWER_DOMAIN_PORT_DDI_IO_TC4 POWER_DOMAIN_PORT_DDI_IO_TC5 POWER_DOMAIN_PORT_DDI_IO_TC6 POWER_DOMAIN_PORT_DSI POWER_DOMAIN_PORT_CRT POWER_DOMAIN_PORT_OTHER POWER_DOMAIN_VGA POWER_DOMAIN_AUDIO_MMIO POWER_DOMAIN_AUDIO_PLAYBACK POWER_DOMAIN_AUX_IO_A POWER_DOMAIN_AUX_IO_B POWER_DOMAIN_AUX_IO_C POWER_DOMAIN_AUX_IO_D POWER_DOMAIN_AUX_IO_E POWER_DOMAIN_AUX_IO_F POWER_DOMAIN_AUX_A POWER_DOMAIN_AUX_B POWER_DOMAIN_AUX_C POWER_DOMAIN_AUX_D POWER_DOMAIN_AUX_E POWER_DOMAIN_AUX_F POWER_DOMAIN_AUX_USBC1 POWER_DOMAIN_AUX_USBC2 POWER_DOMAIN_AUX_USBC3 POWER_DOMAIN_AUX_USBC4 POWER_DOMAIN_AUX_USBC5 POWER_DOMAIN_AUX_USBC6 POWER_DOMAIN_AUX_TBT1 POWER_DOMAIN_AUX_TBT2 POWER_DOMAIN_AUX_TBT3 POWER_DOMAIN_AUX_TBT4 POWER_DOMAIN_AUX_TBT5 POWER_DOMAIN_AUX_TBT6 POWER_DOMAIN_GMBUS POWER_DOMAIN_GT_IRQ POWER_DOMAIN_DC_OFF POWER_DOMAIN_TC_COLD_OFF POWER_DOMAIN_INIT POWER_DOMAIN_NUM POWER_DOMAIN_INVALID intel_power_domain_mask i915_power_domains initializing display_core_suspended power_well_count dc_state target_dc_state allowed_dc_mask init_wakeref disable_wakeref domain_use_count async_put_wakeref async_put_domains async_put_next_delay power_wells i915_power_well intel_dpll_id DPLL_ID_PRIVATE DPLL_ID_PCH_PLL_A DPLL_ID_PCH_PLL_B DPLL_ID_WRPLL1 DPLL_ID_WRPLL2 DPLL_ID_SPLL DPLL_ID_LCPLL_810 DPLL_ID_LCPLL_1350 DPLL_ID_LCPLL_2700 DPLL_ID_SKL_DPLL0 DPLL_ID_SKL_DPLL1 DPLL_ID_SKL_DPLL2 DPLL_ID_SKL_DPLL3 DPLL_ID_ICL_DPLL0 DPLL_ID_ICL_DPLL1 DPLL_ID_EHL_DPLL4 DPLL_ID_ICL_TBTPLL DPLL_ID_ICL_MGPLL1 DPLL_ID_ICL_MGPLL2 DPLL_ID_ICL_MGPLL3 DPLL_ID_ICL_MGPLL4 DPLL_ID_TGL_MGPLL5 DPLL_ID_TGL_MGPLL6 DPLL_ID_DG1_DPLL0 DPLL_ID_DG1_DPLL1 DPLL_ID_DG1_DPLL2 DPLL_ID_DG1_DPLL3 intel_dpll_hw_state dpll_md fp0 fp1 wrpll spll ctrl1 cfgcr1 cfgcr2 cfgcr0 div0 ebb0 ebb4 pll0 pll1 pll2 pll3 pll6 pll8 pll9 pll10 pcsdw12 mg_refclkin_ctl mg_clktop2_coreclkctl1 mg_clktop2_hsclkctl mg_pll_div0 mg_pll_div1 mg_pll_lf mg_pll_frac_lock mg_pll_ssc mg_pll_bias mg_pll_tdc_coldst_bias mg_pll_bias_mask mg_pll_tdc_coldst_bias_mask intel_shared_dpll_state dpll_info power_domain intel_shared_dpll_funcs intel_shared_dpll wakeref intel_opregion swsci swsci_gbda_sub_functions swsci_sbcb_sub_functions asle asle_ext rvda vbt vbt_size lid_state asle_work acpi_notifier opregion_header opregion_acpi opregion_swsci opregion_asle opregion_asle_ext intel_ddb_partitioning INTEL_DDB_PART_1_2 INTEL_DDB_PART_5_6 ilk_wm_values wm_pipe wm_lp wm_lp_spr enable_fbc_wm partitioning g4x_pipe_wm g4x_sr_wm vlv_wm_ddl_values vlv_wm_values ddl cxsr g4x_wm_values hpll hpll_en fbc_en intel_display_funcs get_pipe_config get_initial_plane_config crtc_enable crtc_disable commit_modeset_enables intel_crtc intel_crtc_state intel_initial_plane_config intel_wm_funcs update_wm compute_pipe_wm compute_intermediate_wm initial_watermarks atomic_update_watermarks optimize_watermarks compute_global_watermarks intel_audio_state intel_encoder platdev intel_audio component_registered power_refcount freq_cntrl lpe i915_audio_component nssc intel_dpll num_shared_dpll shared_dplls ref_clks pch_ssc_use intel_dpll_mgr intel_frontbuffer_tracking busy_bits flip_bits HPD_ENABLED HPD_DISABLED HPD_MARK_DISABLED intel_hotplug hotplug_work hpd pch_hpd retry_bits reenable_work long_port_mask short_port_mask dig_port_work poll_init_work hpd_storm_threshold hpd_short_storm_enabled oob_hotplug_last_state dp_wq ignore_long_hpd sdvo_device_mapping dvo_port dvo_wiring i2c_pin ddc_pin intel_vbt_data int_tv_support int_crt_support lvds_use_ssc int_lvds_support display_clock_mode fdi_rx_polarity_inverted lvds_ssc_freq override_afc_startup override_afc_startup_val crt_ddc_pin display_devices bdb_blocks sdvo_mappings vlv g4x intel_wm pri_latency spr_latency cur_latency skl_latency wm_mutex ipc_enabled wm fdi intel_cdclk_funcs intel_dpll_funcs intel_hotplug_funcs intel_fdi_funcs intel_color_funcs intel_audio_funcs intel_bw_info deratedbw psf_bw peakbw num_qgv_points num_psf_gv_points max_cdclk_freq intel_cdclk_vals glk_linear_degamma_lut enabled_slices phy_lock dmc intel_dmc fbdev suspend_work intel_fbdev pll_freq rx_config intel_gmbus arbiter comp_added hdcp_message hdcp_mutex i915_hdcp_arbiter intel_hdcp_gsc_message __device_info __runtime_info false_color chv_phy_control chv_phy_assert broadcast_rgb force_audio modeset_state reset_ctx I915_SAGV_UNKNOWN I915_SAGV_DISABLED I915_SAGV_ENABLED I915_SAGV_NOT_CONTROLLED block_time_us phy_failed_calibration chv_dpll_md bxt_phy_grc flip intel_display dkl gmbus hdcp pmdemand sagv snps fb_tracking overlay intel_fbc intel_overlay xe_mem_region dpa_base usable_size actual_physical_size vram vram_mgr ggtt kernel_bb_pool xe_ttm_vram_mgr xe_ggtt lmtt xe_migrate intel_device_info graphics_name media_name tile_mmio_ext_size graphics_verx100 media_verx100 mem_region_mask platform subplatform vram_flags tile_count gt_count vm_max_level va_bits is_dgfx has_asid force_execlist has_flat_ccs has_llc has_mmio_ext has_range_tlb_invalidation has_sriov has_usm enable_display skip_mtcfg skip_pcode has_heci_gscfi skip_guc_pc sys_mgr __mode asid_to_vm num_vm_in_fault_mode num_vm_in_non_fault_mode kernel_bo_present external_vram xe_pat_ops xe_pat_table_entry power_lost vram_threshold intel_dram_type INTEL_DRAM_UNKNOWN INTEL_DRAM_DDR3 INTEL_DRAM_DDR4 INTEL_DRAM_LPDDR3 INTEL_DRAM_LPDDR4 INTEL_DRAM_DDR5 INTEL_DRAM_LPDDR5 wm_lv_0_adjust_needed symmetric_memory xe_runtime_pm de_irq_mask intel_uncore hpll_freq czclk_freq fsb_freq mem_freq is_ddr3 vblank_enabled dmc_firmware_path xe_hwmon xe_file exec_queue xe_drm_client spsc_node spsc_queue job_count drm_sched_priority DRM_SCHED_PRIORITY_KERNEL DRM_SCHED_PRIORITY_HIGH DRM_SCHED_PRIORITY_NORMAL DRM_SCHED_PRIORITY_LOW DRM_SCHED_PRIORITY_COUNT drm_sched_entity sched_list num_sched_list rq_lock fence_seq guilty last_scheduled last_user entity_idle oldest_job_waiting rb_tree_node drm_sched_rq entities current_entity rb_tree_root drm_gpu_scheduler credit_limit credit_count num_rqs sched_rq job_scheduled job_id_count submit_wq timeout_wq work_run_job work_free_job work_tdr job_list_lock hang_limit _score free_guilty pause_submit own_submit_wq drm_sched_fence finish_cb drm_sched_job s_fence karma s_priority dependencies last_dependency submit_ts drm_gpu_sched_stat DRM_GPU_SCHED_STAT_NONE DRM_GPU_SCHED_STAT_NOMINAL DRM_GPU_SCHED_STAT_ENODEV drm_sched_backend_ops prepare_job run_job timedout_job free_job update_job_credits xe_exec_queue_priority XE_EXEC_QUEUE_PRIORITY_UNSET XE_EXEC_QUEUE_PRIORITY_LOW XE_EXEC_QUEUE_PRIORITY_NORMAL XE_EXEC_QUEUE_PRIORITY_HIGH XE_EXEC_QUEUE_PRIORITY_KERNEL XE_EXEC_QUEUE_PRIORITY_COUNT multi_gt_list multi_gt_link execlist xe_execlist_exec_queue xe_guc_exec_queue composite_fence_ctx composite_fence_seqno xe_vm lru_bulk_move pt_root scratch_pt rebind_list rftree async_ops pt_ops error_capture batch_invalidate_tlb xef xe_sched_job user_fence migrate_flush_flags ring_ops_flush_tlb batch_addr xe_range_fence_tree destroy_cb xe_user_fence munmap_rebind_inflight repin_list notifier_lock invalidated_lock invalidated min_run_period_ms exec_queues num_exec_queues rebind_deactivated rebind_work last_fault_vma capture_once page_alignment bulk_move delayed_delete fpfn lpfn swap_storage no_wait_gpu gfp_retry_mayfail allow_res_evict bytes_moved num_placement num_busy_placement busy_placement xe_reg_mcr __reg placements ggtt_node kmap pinned_link ccs_cleared cpu_caching xe_reg_sr_entry clr_bits set_bits read_mask last_ctx_id running_exl irq_fail emit_job gsm coh_mode ttm_bo_type ttm_bo_type_device ttm_bo_type_kernel ttm_bo_type_sg ttm_bo_map_iomap ttm_bo_map_vmap ttm_bo_map_kmap ttm_bo_map_premapped ttm_bo_kmap_obj virtual bo_kmap_type xe_sched_msg xe_sched_backend_ops xe_gpu_scheduler work_process_msg has_run fini_async active_priority active_link static_msgs lr_tdr resume_time wqi_head wqi_tail suspend_pending xe_ggtt_pt_ops GUC_CONTEXT_POLICIES_KLV_ID_EXECUTION_QUANTUM GUC_CONTEXT_POLICIES_KLV_ID_PREEMPTION_TIMEOUT GUC_CONTEXT_POLICIES_KLV_ID_SCHEDULING_PRIORITY GUC_CONTEXT_POLICIES_KLV_ID_PREEMPT_TO_IDLE_ON_QUANTUM_EXPIRY GUC_CONTEXT_POLICIES_KLV_ID_SLPM_GT_FREQUENCY GUC_CONTEXT_POLICIES_KLV_NUM_IDS GUC_CAPTURE_LIST_INDEX_PF GUC_CAPTURE_LIST_INDEX_VF GUC_CAPTURE_LIST_INDEX_MAX guc_um_queue_type GUC_UM_HW_QUEUE_PAGE_FAULT GUC_UM_HW_QUEUE_PAGE_FAULT_RESPONSE GUC_UM_HW_QUEUE_ACCESS_COUNTER GUC_UM_HW_QUEUE_MAX xe_steering_type L3BANK MSLICE LNCF DSS OADDRM SQIDI_PSMI INSTANCE0 IMPLICIT_STEERING NUM_STEERING_TYPES xe_cache_level XE_CACHE_NONE XE_CACHE_WT XE_CACHE_WB XE_CACHE_NONE_COMPRESSION __XE_CACHE_LEVEL_COUNT INVALID_PIPE PIPE_A PIPE_B PIPE_C PIPE_D _PIPE_EDP I915_MAX_PIPES transcoder INVALID_TRANSCODER TRANSCODER_A TRANSCODER_B TRANSCODER_C TRANSCODER_D TRANSCODER_EDP TRANSCODER_DSI_0 TRANSCODER_DSI_1 TRANSCODER_DSI_A TRANSCODER_DSI_C I915_MAX_TRANSCODERS PLANE_PRIMARY PLANE_SPRITE0 PLANE_SPRITE1 PLANE_SPRITE2 PLANE_SPRITE3 PLANE_SPRITE4 PLANE_SPRITE5 PLANE_CURSOR I915_MAX_PLANES hpd_pin HPD_NONE HPD_TV HPD_CRT HPD_SDVO_B HPD_SDVO_C HPD_PORT_A HPD_PORT_B HPD_PORT_C HPD_PORT_D HPD_PORT_E HPD_PORT_TC1 HPD_PORT_TC2 HPD_PORT_TC3 HPD_PORT_TC4 HPD_PORT_TC5 HPD_PORT_TC6 HPD_NUM_PINS intel_fbc_id INTEL_FBC_A INTEL_FBC_B INTEL_FBC_C INTEL_FBC_D I915_MAX_FBCS kobj_gt MCR_OP_READ MCR_OP_WRITE xe_gt_tlb_invalidation_fence invalidation_time xe_guc_action XE_GUC_ACTION_DEFAULT XE_GUC_ACTION_REQUEST_PREEMPTION XE_GUC_ACTION_REQUEST_ENGINE_RESET XE_GUC_ACTION_ALLOCATE_DOORBELL XE_GUC_ACTION_DEALLOCATE_DOORBELL XE_GUC_ACTION_LOG_BUFFER_FILE_FLUSH_COMPLETE XE_GUC_ACTION_UK_LOG_ENABLE_LOGGING XE_GUC_ACTION_FORCE_LOG_BUFFER_FLUSH XE_GUC_ACTION_ENTER_S_STATE XE_GUC_ACTION_EXIT_S_STATE XE_GUC_ACTION_GLOBAL_SCHED_POLICY_CHANGE XE_GUC_ACTION_SCHED_CONTEXT XE_GUC_ACTION_SCHED_CONTEXT_MODE_SET XE_GUC_ACTION_SCHED_CONTEXT_MODE_DONE XE_GUC_ACTION_SCHED_ENGINE_MODE_SET XE_GUC_ACTION_SCHED_ENGINE_MODE_DONE XE_GUC_ACTION_SET_CONTEXT_PRIORITY XE_GUC_ACTION_SET_CONTEXT_EXECUTION_QUANTUM XE_GUC_ACTION_SET_CONTEXT_PREEMPTION_TIMEOUT XE_GUC_ACTION_CONTEXT_RESET_NOTIFICATION XE_GUC_ACTION_ENGINE_FAILURE_NOTIFICATION XE_GUC_ACTION_HOST2GUC_UPDATE_CONTEXT_POLICIES XE_GUC_ACTION_SETUP_PC_GUCRC XE_GUC_ACTION_AUTHENTICATE_HUC XE_GUC_ACTION_GET_HWCONFIG XE_GUC_ACTION_REGISTER_CONTEXT XE_GUC_ACTION_DEREGISTER_CONTEXT XE_GUC_ACTION_REGISTER_COMMAND_TRANSPORT_BUFFER XE_GUC_ACTION_DEREGISTER_COMMAND_TRANSPORT_BUFFER XE_GUC_ACTION_DEREGISTER_CONTEXT_DONE XE_GUC_ACTION_REGISTER_CONTEXT_MULTI_LRC XE_GUC_ACTION_CLIENT_SOFT_RESET XE_GUC_ACTION_SET_ENG_UTIL_BUFF XE_GUC_ACTION_NOTIFY_MEMORY_CAT_ERROR XE_GUC_ACTION_REPORT_PAGE_FAULT_REQ_DESC XE_GUC_ACTION_PAGE_FAULT_RES_DESC XE_GUC_ACTION_ACCESS_COUNTER_NOTIFY XE_GUC_ACTION_TLB_INVALIDATION XE_GUC_ACTION_TLB_INVALIDATION_DONE XE_GUC_ACTION_TLB_INVALIDATION_ALL XE_GUC_ACTION_STATE_CAPTURE_NOTIFICATION XE_GUC_ACTION_NOTIFY_FLUSH_LOG_BUFFER_TO_FILE XE_GUC_ACTION_NOTIFY_CRASH_DUMP_POSTED XE_GUC_ACTION_NOTIFY_EXCEPTION XE_GUC_ACTION_LIMIT xe_guc_tlb_invalidation_type XE_GUC_TLB_INVAL_FULL XE_GUC_TLB_INVAL_PAGE_SELECTIVE XE_GUC_TLB_INVAL_PAGE_SELECTIVE_CTX XE_GUC_TLB_INVAL_GUC xe_guc_tlb_inval_mode XE_GUC_TLB_INVAL_MODE_HEAVY XE_GUC_TLB_INVAL_MODE_LITE g2h_fence response_buffer xe_huc_auth_types XE_HUC_AUTH_VIA_GUC XE_HUC_AUTH_VIA_GSC XE_HUC_AUTH_TYPES_COUNT pxp_status PXP_STATUS_SUCCESS PXP_STATUS_ERROR_API_VERSION PXP_STATUS_NOT_READY PXP_STATUS_PLATFCONFIG_KF1_NOVERIF PXP_STATUS_PLATFCONFIG_KF1_BAD PXP_STATUS_OP_NOT_PERMITTED pxp_cmd_header command_id pxp43_new_huc_auth_in huc_base_address huc_size pxp43_huc_auth_out xe_modparam force_vram_bar_size guc_log_level guc_firmware_path huc_firmware_path gsc_firmware_path force_probe program_graphics program_media xe_preempt_fence preempt_work xe_sync_entry chain_fence timeline_value drm_xe_sync ttm_range_mgr_node mm_nodes xe_ttm_sys_node tbo XE_WA_OOB_22012773006 XE_WA_OOB_16011759253 XE_WA_OOB_14014475959 XE_WA_OOB_22011391025 XE_WA_OOB_14012197797 XE_WA_OOB_16011777198 XE_WA_OOB_22012727170 XE_WA_OOB_22012727685 XE_WA_OOB_16015675438 XE_WA_OOB_18020744125 XE_WA_OOB_1509372804 XE_WA_OOB_1409600907 XE_WA_OOB_14016763929 XE_WA_OOB_16017236439 XE_WA_OOB_22010954014 XE_WA_OOB_14019821291 XE_WA_OOB_14015076503 XE_WA_OOB_16020292621 XE_WA_OOB_14019789679 _XE_WA_OOB_COUNT xe_step STEP_NONE STEP_A0 STEP_A1 STEP_A2 STEP_A3 STEP_B0 STEP_B1 STEP_B2 STEP_B3 STEP_C0 STEP_C1 STEP_C2 STEP_C3 STEP_D0 STEP_D1 STEP_D2 STEP_D3 STEP_E0 STEP_FUTURE STEP_FOREVER xe_rtp_action XE_RTP_MATCH_PLATFORM XE_RTP_MATCH_SUBPLATFORM XE_RTP_MATCH_GRAPHICS_VERSION XE_RTP_MATCH_GRAPHICS_VERSION_RANGE XE_RTP_MATCH_GRAPHICS_STEP XE_RTP_MATCH_MEDIA_VERSION XE_RTP_MATCH_MEDIA_VERSION_RANGE XE_RTP_MATCH_MEDIA_STEP XE_RTP_MATCH_INTEGRATED XE_RTP_MATCH_DISCRETE XE_RTP_MATCH_ENGINE_CLASS XE_RTP_MATCH_NOT_ENGINE_CLASS XE_RTP_MATCH_FUNC ver_start ver_end step_start step_end engine_class match_func xe_rtp_rule xe_rtp_entry_sr xe_rtp_entry xe_rtp_process_type XE_RTP_PROCESS_TYPE_GT XE_RTP_PROCESS_TYPE_ENGINE xe_rtp_process_ctx active_entries sensor_device_attribute hwmon_dev hwmon_lock scl_shift_power scl_shift_energy scl_shift_time xe_hwmon_reg REG_PKG_RAPL_LIMIT REG_PKG_POWER_SKU REG_PKG_POWER_SKU_UNIT REG_GT_PERF_STATUS REG_PKG_ENERGY_STATUS xe_hwmon_reg_operation REG_READ32 REG_RMW32 REG_READ64 xe_hwmon_energy_info reg_val_prev accum_energy i915_reg_t PORT_NONE PORT_A PORT_B PORT_C PORT_D PORT_E PORT_F PORT_G PORT_H PORT_I PORT_TC1 PORT_TC2 PORT_TC3 PORT_TC4 PORT_TC5 PORT_TC6 PORT_D_XELPD PORT_E_XELPD I915_MAX_PORTS global_objs num_global_objs dpll_set shared_dpll skip_intermediate_wm rps_interactive __intel_global_objs_state intel_display_power_domain_set icl_port_dpll_id ICL_PORT_DPLL_DEFAULT ICL_PORT_DPLL_MG_PHY ICL_PORT_DPLL_COUNT skl_ddb_entry plane_ids_mask vmax_vblank_start enabled_power_domains hw_readout_power_domains flip_done_event cpu_fifo_underrun_disabled pch_fifo_underrun_disabled drrs scanline_offset vblank_pm_qos pipe_crc uapi pre_csc_lut post_csc_lut csc output_csc fb_bits update_pipe update_m_n update_lrr disable_cxsr update_wm_pre update_wm_post fifo_changed preload_luts inherited do_async_flip pipe_src pixel_rate has_pch_encoder has_infoframe cpu_transcoder limited_color_range output_types has_hdmi_sink dither dither_force_disable sdvo_tv_clock bw_constrained icl_port_dplls dsi_pll max_link_bpp_x16 pipe_bpp dp_m_n dp_m2_n2 has_drrs has_psr2 req_psr2_sdp_prior_scanline has_panel_replay wm_level_disabled dc3co_exitline su_y_granularity psr_vsc port_clock pixel_multiplier lane_count lane_lat_optim_mask min_voltage_level gmch_pfit pch_pfit fdi_lanes fdi_m_n ips_enabled crc_enabled double_wide pbn scaler_state hsw_workaround_pipe disable_lp_wm min_cdclk data_rate data_rate_y rel_data_rate rel_data_rate_y gamma_mode enabled_planes active_planes scaled_planes nv12_planes c8_planes update_planes async_flip_planes framestart_delay msa_timing_delay infoframes hdmi_scrambling hdmi_high_tmds_clock_ratio output_format sink_format gamma_enable csc_enable wgc_enable bigjoiner_pipes linetime ips_linetime enhanced_framing fec_enable sdp_split_enable master_transcoder sync_mode_slaves_mask mst_master_transcoder dsb psr2_man_track_ctl vrr splitter vblank_work tiling cloneable compute_output_type compute_config compute_config_late pre_pll_enable post_pll_disable audio_enable audio_disable get_config initial_fastset_check get_power_domains suspend_complete shutdown_complete enable_clock disable_clock is_clock_enabled port_pll_type get_buf_trans set_signal_levels hdcp_dev visible_size visible_avail default_page_size drm_buddy_block tmp_link drm_buddy n_roots max_order drm_lspcon_mode DRM_LSPCON_MODE_INVALID DRM_LSPCON_MODE_LS DRM_LSPCON_MODE_PCON drm_dp_dual_mode_type DRM_DP_DUAL_MODE_NONE DRM_DP_DUAL_MODE_UNKNOWN DRM_DP_DUAL_MODE_TYPE1_DVI DRM_DP_DUAL_MODE_TYPE1_HDMI DRM_DP_DUAL_MODE_TYPE2_DVI DRM_DP_DUAL_MODE_TYPE2_HDMI DRM_DP_DUAL_MODE_LSPCON dp_pixelformat DP_PIXELFORMAT_RGB DP_PIXELFORMAT_YUV444 DP_PIXELFORMAT_YUV422 DP_PIXELFORMAT_YUV420 DP_PIXELFORMAT_Y_ONLY DP_PIXELFORMAT_RAW DP_PIXELFORMAT_RESERVED dp_colorimetry DP_COLORIMETRY_DEFAULT DP_COLORIMETRY_RGB_WIDE_FIXED DP_COLORIMETRY_BT709_YCC DP_COLORIMETRY_RGB_WIDE_FLOAT DP_COLORIMETRY_XVYCC_601 DP_COLORIMETRY_OPRGB DP_COLORIMETRY_XVYCC_709 DP_COLORIMETRY_DCI_P3_RGB DP_COLORIMETRY_SYCC_601 DP_COLORIMETRY_RGB_CUSTOM DP_COLORIMETRY_OPYCC_601 DP_COLORIMETRY_BT2020_RGB DP_COLORIMETRY_BT2020_CYCC DP_COLORIMETRY_BT2020_YCC dp_dynamic_range DP_DYNAMIC_RANGE_VESA DP_DYNAMIC_RANGE_CTA dp_content_type DP_CONTENT_TYPE_NOT_DEFINED DP_CONTENT_TYPE_GRAPHICS DP_CONTENT_TYPE_PHOTO DP_CONTENT_TYPE_VIDEO DP_CONTENT_TYPE_GAME drm_dp_vsc_sdp sdp_type pixelformat dynamic_range drm_dp_aux_msg drm_dp_aux_cec unregister_work cec_adapter transmit_queue transmit_queue_sz transmitting transmit_in_progress transmit_in_progress_aborted xfer_timeout_ms kthread_config config_completion kthread_waitq available_log_addrs needs_hpd is_claiming_log_addrs is_configuring must_reconfigure is_configured cec_pin_is_high adap_controls_phys_addr last_initiator monitor_all_cnt monitor_pin_cnt follower_cnt cec_follower cec_initiator log_addrs tx_timeout_cnt tx_low_drive_cnt tx_error_cnt tx_arb_lost_cnt tx_low_drive_log_cnt tx_error_log_cnt cec_dir input_phys drm_dp_aux drm_dev hw_mutex crc_work crc_count wait_hpd_asserted i2c_nack_count i2c_defer_count cec powered_down drm_dp_dpcd_ident hw_rev sw_major_rev sw_minor_rev drm_dp_desc drm_edp_backlight_info pwmgen_bit_count pwm_freq_pre_divider lsb_reg_used aux_enable aux_set drm_dp_phy_test_params phy_pattern hbr2_reset custom80 enhanced_frame_cap drm_dp_mst_port topology_kref malloc_kref ddps pdt ldps dpcd_rev num_sdp_streams num_sdp_stream_sinks full_pbn mstb passthrough_aux cached_edid fec_capable drm_dp_mst_branch rad lct port_parent link_address_sent drm_dp_mst_topology_mgr max_dpcd_transaction_bytes max_payloads conn_base_id up_req_recv down_rep_recv probe_lock payload_id_table_cleared reset_rx_state payload_count next_start_slot mst_primary dpcd sink_count qlock tx_msg_downq tx_waitq destroy_port_list destroy_branch_device_list delayed_destroy_lock delayed_destroy_wq delayed_destroy_work up_req_list up_req_lock up_req_work drm_dp_sideband_msg_hdr path_msg somt eomt drm_dp_sideband_msg_rx curchunk_len curchunk_idx curchunk_hdrlen curlen have_somt have_eomt initial_hdr drm_dp_mst_topology_cbs add_connector poll_hpd_irq hdcp2_cert_rx receiver_id kpub_rx dcp_signature hdcp2_streamid_type stream_type hdcp2_tx_caps tx_cap_mask hdcp2_ake_init msg_id r_tx tx_caps hdcp2_ake_send_cert cert_rx r_rx rx_caps hdcp2_ake_no_stored_km e_kpub_km hdcp2_ake_send_hprime h_prime hdcp2_ake_send_pairing_info e_kh_km hdcp2_lc_init r_n hdcp2_lc_send_lprime l_prime hdcp2_ske_send_eks e_dkey_ks riv hdcp2_rep_send_receiverid_list rx_info seq_num_v v_prime receiver_ids hdcp2_rep_send_ack hdcp2_rep_stream_ready m_prime hdcp_wired_protocol HDCP_PROTOCOL_INVALID HDCP_PROTOCOL_HDMI HDCP_PROTOCOL_DP hdcp_ddi HDCP_DDI_INVALID_PORT HDCP_DDI_B HDCP_DDI_C HDCP_DDI_D HDCP_DDI_E HDCP_DDI_F HDCP_DDI_A HDCP_DDI_RANGE_END hdcp_transcoder HDCP_INVALID_TRANSCODER HDCP_TRANSCODER_EDP HDCP_TRANSCODER_DSI0 HDCP_TRANSCODER_DSI1 HDCP_TRANSCODER_A HDCP_TRANSCODER_B HDCP_TRANSCODER_C HDCP_TRANSCODER_D hdcp_port_data seq_num_m i915_hdcp_ops initiate_hdcp2_session verify_receiver_cert_prepare_km verify_hprime store_pairing_info initiate_locality_check verify_lprime get_session_key repeater_check_flow_prepare_ack verify_mprime enable_hdcp_authentication close_hdcp_session cec_msg tx_ts rx_ts rx_status tx_status tx_nack_cnt cec_log_addrs log_addr_mask cec_version num_log_addrs osd_name primary_device_type log_addr_type all_device_types cec_drm_connector_info card_no cec_connector_info cec_event_state_change have_conn_info cec_event_lost_msgs lost_msgs state_change cec_event rc_proto RC_PROTO_UNKNOWN RC_PROTO_OTHER RC_PROTO_RC5 RC_PROTO_RC5X_20 RC_PROTO_RC5_SZ RC_PROTO_JVC RC_PROTO_SONY12 RC_PROTO_SONY15 RC_PROTO_SONY20 RC_PROTO_NEC RC_PROTO_NECX RC_PROTO_NEC32 RC_PROTO_SANYO RC_PROTO_MCIR2_KBD RC_PROTO_MCIR2_MSE RC_PROTO_RC6_0 RC_PROTO_RC6_6A_20 RC_PROTO_RC6_6A_24 RC_PROTO_RC6_6A_32 RC_PROTO_RC6_MCE RC_PROTO_SHARP RC_PROTO_XMP RC_PROTO_CEC RC_PROTO_IMON RC_PROTO_RCMM12 RC_PROTO_RCMM24 RC_PROTO_RCMM32 RC_PROTO_XBOX_DVD RC_PROTO_MAX rc_map_table rc_map rc_driver_type RC_DRIVER_SCANCODE RC_DRIVER_IR_RAW RC_DRIVER_IR_RAW_TX rc_scancode_filter rc_dev managed_alloc driver_type encode_wakeup allowed_protocols enabled_protocols allowed_wakeup_protocols wakeup_protocol scancode_filter scancode_wakeup_filter scancode_mask keylock keypressed keyup_jiffies timer_keyup timer_repeat last_keycode last_protocol last_scancode last_toggle rx_resolution tx_resolution lirc_dev lirc_cdev gap_start lirc_fh_lock lirc_fh change_protocol s_tx_mask s_tx_carrier s_tx_duty_cycle s_rx_carrier_range tx_ir s_idle s_wideband_receiver s_carrier_report s_filter s_wakeup_filter s_timeout ir_raw_event_ctrl cec_devnode unregistered lock_fhs fhs cec_data xfer_list attempts cec_fh mode_initiator mode_follower queued_events total_queued_events core_events queued_msgs cec_event_entry cec_adap_ops adap_enable adap_monitor_all_enable adap_monitor_pin_enable adap_log_addr adap_unconfigured adap_transmit adap_nb_transmit_canceled adap_status adap_free error_inj_show error_inj_parse_line configured received cec_pin drm_intel_sprite_colorkey min_value channel_mask max_value i915_vma dpt src_stride dst_stride intel_remapped_plane_info intel_remapped_info plane_alignment intel_rotation_info i915_gtt_view_type I915_GTT_VIEW_NORMAL I915_GTT_VIEW_ROTATED I915_GTT_VIEW_REMAPPED rotated remapped i915_gtt_view intel_backlight_type INTEL_BACKLIGHT_PMIC INTEL_BACKLIGHT_LPSS INTEL_BACKLIGHT_DISPLAY_DDI INTEL_BACKLIGHT_DSI_DCS INTEL_BACKLIGHT_PANEL_DRIVER_INTERFACE INTEL_BACKLIGHT_VESA_EDP_AUX_INTERFACE edp_power_seq t1_t3 t8 t9 t10 t11_t12 mipi_config enable_dithering is_bridge panel_arch_type is_cmd_mode video_transfer_mode cabc_supported pwm_blc videomode_color_format bta_enabled lane_cnt pixel_overlap rgb_flip dl_dcs_cabc_ports dl_dcs_backlight_ports rsvd5 target_burst_mode_freq dsi_ddr_clk bridge_ref_clk byte_clk_sel rsvd6 dphy_param_valid eot_pkt_disabled enable_clk_stop rsvd7 hs_tx_timeout lp_rx_timeout turn_around_timeout device_reset_timer master_init_timer dbi_bw_timer lp_byte_clk_val prepare_cnt clk_zero_cnt trail_cnt rsvd9 exit_zero_cnt rsvd10 clk_lane_switch_cnt hl_switch_cnt rsvd11 tclk_miss tclk_post rsvd12 tclk_pre tclk_prepare tclk_settle tclk_term_enable tclk_trail tclk_prepare_clkzero rsvd13 td_term_enable teot ths_exit ths_prepare ths_prepare_hszero rsvd14 ths_settle ths_skip ths_trail tinit tlpx rsvd15 panel_enable bl_enable pwm_enable reset_r_n pwr_down_r stdby_r_n mipi_pps_data panel_on_delay bl_enable_delay bl_disable_delay panel_off_delay panel_power_cycle_delay i9xx_plane_id PLANE_A PLANE_B PLANE_C aux_ch AUX_CH_NONE AUX_CH_A AUX_CH_B AUX_CH_C AUX_CH_D AUX_CH_E AUX_CH_F AUX_CH_G AUX_CH_H AUX_CH_I AUX_CH_USBC1 AUX_CH_USBC2 AUX_CH_USBC3 AUX_CH_USBC4 AUX_CH_USBC5 AUX_CH_USBC6 AUX_CH_D_XELPD AUX_CH_E_XELPD intel_output_type INTEL_OUTPUT_UNUSED INTEL_OUTPUT_ANALOG INTEL_OUTPUT_DVO INTEL_OUTPUT_SDVO INTEL_OUTPUT_LVDS INTEL_OUTPUT_TVOUT INTEL_OUTPUT_HDMI INTEL_OUTPUT_DP INTEL_OUTPUT_EDP INTEL_OUTPUT_DSI INTEL_OUTPUT_DDI INTEL_OUTPUT_DP_MST i915_color_plane_view mapping_stride scanout_stride intel_fb_view color_plane rotated_view remapped_view intel_framebuffer frontbuffer normal_view dpt_vm intel_frontbuffer i915_address_space intel_hotplug_state INTEL_HOTPLUG_UNCHANGED INTEL_HOTPLUG_CHANGED INTEL_HOTPLUG_RETRY intel_connector detect_edid hotplug_retries mst_port modeset_retry_work intel_ddi_buf_trans intel_bios_encoder_data intel_panel_bl_funcs hz_to_pwm drrs_type DRRS_TYPE_NONE DRRS_TYPE_STATIC DRRS_TYPE_SEAMLESS preemphasis vswing drrs_msa_timing_delay low_vswing hobl full_link require_aux_wakeup idle_frames tp1_wakeup_time_us tp2_tp3_wakeup_time_us psr2_tp2_tp3_wakeup_time_us pwm_freq_hz brightness_precision_bits hdr_dpcd_refresh_timeout active_low_pwm min_brightness bl_ports cabc_ports seq_version deassert_seq intel_vbt_panel_data lfp_lvds_vbt_mode sdvo_lvds_vbt_mode panel_type lvds_dither bios_lvds_val seamless_drrs_min_refresh_rate edp psr sdr_uses_aux vesa combination_mode alternate_pwm_increment pwm_level_min pwm_level_max pwm_enabled util_pin_active_low pwm_funcs intel_panel fixed_edid fixed_modes intel_hdcp_shim write_an_aksv read_bksv read_bstatus repeater_present read_ri_prime read_ksv_ready read_ksv_fifo read_v_prime_part toggle_signalling stream_encryption check_link hdcp_capable hdcp_2_2_capable write_2_2_msg read_2_2_msg config_stream_type stream_2_2_encryption check_2_2_link intel_digital_port saved_port_bits lspcon hpd_pulse release_cl2_override ddi_io_power_domain ddi_io_wakeref aux_wakeref num_hdcp_streams hdcp_auth_status hdcp_mst_type1_capable write_infoframe read_infoframe set_infoframes infoframes_enabled intel_hdcp shim check_work prop_work hdcp_encrypted hdcp2_supported hdcp2_encrypted is_paired is_repeater cp_irq_queue cp_irq_count cp_irq_count_cached stream_transcoder dsc_decompression_aux dsc_dpcd fec_capability dsc_hblank_expansion_quirk dsc_decompression_enabled intel_dp output_reg DP link_trained reset_link_params use_max_params psr_dpcd downstream_ports edp_dpcd lttpr_common_caps lttpr_phy_caps pcon_dsc_dpcd num_source_rates source_rates num_sink_rates sink_rates use_rate_select max_sink_lane_count num_common_rates common_rates max_link_lane_count mso_link_count aux_busy_last_status train_set is_mst active_mst_links attached_connector mst_encoders mst_mgr get_aux_clock_divider get_aux_send_ctl aux_ch_ctl_reg aux_ch_data_reg prepare_link_retrain set_link_train set_idle_link_train preemph_max voltage_max compliance dfp pm_qos force_dsc_en force_dsc_output_format force_dsc_fractional_bpp_en force_dsc_bpc hobl_failed hobl_active frl last_oui_write m1 m2 intel_plane_state ggtt_vma dpt_vma phys_dma_addr force_black color_ctl cus_ctl scaler_id planar_linked_plane planar_slave ckey psr2_sel_fetch_area ccval no_fbc_reason intel_plane i9xx_plane need_async_flip_disable_wa frontbuffer_bit max_stride update_noarm update_arm disable_arm check_plane enable_flip_done disable_flip_done intel_scaler intel_crtc_scaler_state scalers scaler_users intel_wm_level pri_val spr_val fbc_val intel_pipe_wm fbc_wm_enabled pipe_enabled sprites_enabled sprites_scaled skl_wm_level min_ddb_alloc ignore_lines can_sagv wm0 trans_wm skl_plane_wm uv_wm is_planar skl_pipe_wm use_sagv_wm vlv_wm_state vlv_fifo_state g4x_wm_state intermediate optimal ddb plane_ddb plane_ddb_y fifo_state ilk skl intel_crtc_wm_state need_postvbl_update intel_output_format INTEL_OUTPUT_FORMAT_RGB INTEL_OUTPUT_FORMAT_YCBCR420 INTEL_OUTPUT_FORMAT_YCBCR444 intel_mpllb_state ref_control mpllb_cp mpllb_div mpllb_div2 mpllb_fracn1 mpllb_fracn2 mpllb_sscen mpllb_sscstep intel_link_m_n data_m data_n link_m link_n intel_csc_matrix coeff preoff postoff intel_c10pll_state cmn mplla mpllb intel_c20pll_state c10 c20 intel_cx0pll_state ssc_enabled pipe_mode dpll_hw_state mpllb_state cx0pll_state icl_port_dpll pgm_ratios lvds_border_bits force_thru csc_mode cgm_mode gcp vsc compression_enable dsc_split compressed_bpp_x16 in_range pipeline_full flipline vmin vmax guardband link_count intel_dsb intel_pipe_crc_source INTEL_PIPE_CRC_SOURCE_NONE INTEL_PIPE_CRC_SOURCE_PLANE1 INTEL_PIPE_CRC_SOURCE_PLANE2 INTEL_PIPE_CRC_SOURCE_PLANE3 INTEL_PIPE_CRC_SOURCE_PLANE4 INTEL_PIPE_CRC_SOURCE_PLANE5 INTEL_PIPE_CRC_SOURCE_PLANE6 INTEL_PIPE_CRC_SOURCE_PLANE7 INTEL_PIPE_CRC_SOURCE_PIPE INTEL_PIPE_CRC_SOURCE_TV INTEL_PIPE_CRC_SOURCE_DP_B INTEL_PIPE_CRC_SOURCE_DP_C INTEL_PIPE_CRC_SOURCE_DP_D INTEL_PIPE_CRC_SOURCE_AUTO INTEL_PIPE_CRC_SOURCE_MAX drrs_refresh_rate DRRS_REFRESH_RATE_HIGH DRRS_REFRESH_RATE_LOW intel_pipe_crc skipped refresh_rate frontbuffer_bits busy_frontbuffer_bits m_n m2_n2 start_vbl_count start_vbl_time min_vbl max_vbl scanline_start cntl intel_hdmi hdmi_reg dp_dual_mode intel_dp_compliance_data video_pattern phytest intel_dp_compliance test_active test_link_rate test_lane_count intel_dp_pcon_frl is_trained trained_rate_gbps pps_pipe pps_idx intel_pps panel_power_up_delay panel_power_down_delay backlight_on_delay backlight_off_delay panel_vdd_work want_panel_vdd last_power_on last_backlight_off panel_power_off_time vdd_wakeref active_pipe pps_reset pps_delays bios_pps_delays io_wake_lines fast_wake_lines check_entry_lines intel_psr sink_support source_support sink_psr2_support link_standby colorimetry_support psr2_enabled psr2_sel_fetch_enabled psr2_sel_fetch_cff_enabled sink_sync_latency alpm_parameters last_entry_attempt last_exit sink_not_reliable irq_aux_error su_w_granularity source_panel_replay_support sink_panel_replay_support panel_replay_enabled dc3co_exit_delay dc3co_work entry_setup_frames min_tmds_clock max_dotclock pcon_max_frl_bw ycbcr_444_to_420 ycbcr420_passthrough rgb_to_ycbcr intel_dp_mst_encoder lspcon_vendor LSPCON_VENDOR_MCA LSPCON_VENDOR_PARADE intel_lspcon hdr_supported intel_tc_port intel_cdclk_state bw_min_cdclk force_min_cdclk active_pipes disable_pipes i915_sched_attr drm_dp_phy DP_PHY_DPRX DP_PHY_LTTPR1 DP_PHY_LTTPR2 DP_PHY_LTTPR3 DP_PHY_LTTPR4 DP_PHY_LTTPR5 DP_PHY_LTTPR6 DP_PHY_LTTPR7 DP_PHY_LTTPR8 DP_MAX_LTTPR_COUNT mipi_seq MIPI_SEQ_END MIPI_SEQ_DEASSERT_RESET MIPI_SEQ_INIT_OTP MIPI_SEQ_DISPLAY_ON MIPI_SEQ_DISPLAY_OFF MIPI_SEQ_ASSERT_RESET MIPI_SEQ_BACKLIGHT_ON MIPI_SEQ_BACKLIGHT_OFF MIPI_SEQ_TEAR_ON MIPI_SEQ_TEAR_OFF MIPI_SEQ_POWER_ON MIPI_SEQ_POWER_OFF MIPI_SEQ_MAX vlv_wm_level VLV_WM_LEVEL_PM2 VLV_WM_LEVEL_PM5 VLV_WM_LEVEL_DDR_DVFS NUM_VLV_WM_LEVELS g4x_wm_level G4X_WM_LEVEL_NORMAL G4X_WM_LEVEL_SR G4X_WM_LEVEL_HPLL NUM_G4X_WM_LEVELS intel_dbuf_bw intel_bw_state dbuf_bw pipe_sagv_reject qgv_point_peakbw qgv_points_mask force_check_qgv num_active_planes get_cdclk set_cdclk modeset_calc_cdclk calc_voltage_level refclk hdmi_packet_type HDMI_PACKET_TYPE_NULL HDMI_PACKET_TYPE_AUDIO_CLOCK_REGEN HDMI_PACKET_TYPE_AUDIO_SAMPLE HDMI_PACKET_TYPE_GENERAL_CONTROL HDMI_PACKET_TYPE_ACP HDMI_PACKET_TYPE_ISRC1 HDMI_PACKET_TYPE_ISRC2 HDMI_PACKET_TYPE_ONE_BIT_AUDIO_SAMPLE HDMI_PACKET_TYPE_DST_AUDIO HDMI_PACKET_TYPE_HBR_AUDIO_STREAM HDMI_PACKET_TYPE_GAMUT_METADATA hsw_ddi_buf_trans trans1 trans2 i_boost bxt_ddi_buf_trans margin deemphasis icl_ddi_buf_trans dw2_swing_sel dw7_n_scalar dw4_cursor_coeff dw4_post_cursor_2 dw4_post_cursor_1 icl_mg_phy_ddi_buf_trans cri_txdeemph_override_11_6 cri_txdeemph_override_5_0 cri_txdeemph_override_17_12 tgl_dkl_phy_ddi_buf_trans preshoot de_emphasis dg2_snps_phy_buf_trans pre_cursor post_cursor intel_ddi_buf_trans_entry bxt icl mg hdmi_default_entry PHY_NONE PHY_A PHY_B PHY_C PHY_D PHY_E PHY_F PHY_G PHY_H PHY_I I915_MAX_PHYS hw_enabled instance_idx dbuf_slice DBUF_S1 DBUF_S2 DBUF_S3 DBUF_S4 I915_MAX_DBUF_SLICES dpio_phy DPIO_PHY0 DPIO_PHY1 DPIO_PHY2 i915_power_well_id DISP_PW_ID_NONE VLV_DISP_PW_DISP2D BXT_DISP_PW_DPIO_CMN_A VLV_DISP_PW_DPIO_CMN_BC GLK_DISP_PW_DPIO_CMN_C CHV_DISP_PW_DPIO_CMN_D HSW_DISP_PW_GLOBAL SKL_DISP_PW_MISC_IO SKL_DISP_PW_1 SKL_DISP_PW_2 ICL_DISP_PW_3 SKL_DISP_DC_OFF TGL_DISP_PW_TC_COLD_OFF i915_power_domain_list xelpdp i915_power_well_instance i915_power_well_instance_list i915_power_well_desc irq_pipe_mask fixed_enable_delay has_vga has_fuses is_tc_tbt i915_power_well_ops buddy_page_mask intel_ddi_port_domains port_end aux_ch_start aux_ch_end ddi_lanes ddi_io aux_io aux_legacy_usbc aux_tbt tc_port TC_PORT_NONE TC_PORT_1 TC_PORT_2 TC_PORT_3 TC_PORT_4 TC_PORT_5 TC_PORT_6 I915_MAX_TC_PORTS intel_dkl_phy_reg bank_idx intel_quirk_id QUIRK_BACKLIGHT_PRESENT QUIRK_INCREASE_DDI_DISABLED_TIME QUIRK_INCREASE_T12_DELAY QUIRK_INVERT_BRIGHTNESS QUIRK_LVDS_SSC_DISABLE QUIRK_NO_PPS_BACKLIGHT_POWER_HOOK QUIRK_FW_SYNC_LEN dfixed fixed20_12 drm_dp_quirk DP_DPCD_QUIRK_CONSTANT_N DP_DPCD_QUIRK_NO_PSR DP_DPCD_QUIRK_NO_SINK_COUNT DP_DPCD_QUIRK_DSC_WITHOUT_VIRTUAL_DPCD DP_DPCD_QUIRK_CAN_DO_MAX_LINK_RATE_3_24_GBPS DP_DPCD_QUIRK_HBLANK_EXPANSION_REQUIRES_DSC drm_dp_mst_payload_allocation DRM_DP_MST_PAYLOAD_ALLOCATION_NONE DRM_DP_MST_PAYLOAD_ALLOCATION_LOCAL DRM_DP_MST_PAYLOAD_ALLOCATION_DFP DRM_DP_MST_PAYLOAD_ALLOCATION_REMOTE drm_dp_mst_atomic_payload vc_start_slot vcpi time_slots dsc_enabled payload_allocation_status drm_dp_mst_topology_state pending_crtc_mask commit_deps num_commit_deps payload_mask payloads total_avail_slots pbn_div hdmi_force_audio HDMI_AUDIO_OFF_DVI HDMI_AUDIO_OFF HDMI_AUDIO_AUTO HDMI_AUDIO_ON intel_digital_connector_state min_bpp max_bpp min_bpp_x16 max_bpp_x16 link_config_limits min_lane_count max_lane_count intel_link_bw_limits force_fec_pipes bpp_limit_reached_pipes i915_active intel_dsi dsi_hosts io_wakeref gpio_panel gpio_backlight operation_mode i2c_bus_num eotp_pkt clock_stop escape_clk_div bgr_enabled port_bits bw_timer dphy_reg dphy_data_lane_reg video_frmt_cfg_bits lp_byte_clk turn_arnd_val rst_timer_val hs_to_lp_count clk_lp_to_hs_count clk_hs_to_lp_count burst_mode_ratio panel_pwr_cycle_delay intel_dsi_host fdi_link_train i2c_algo_bit_data setsda setscl getsda getscl pre_xfer post_xfer udelay can_do_atomic force_bit reg0 gpio_reg bit_algo i915 gmbus_gpio GPIOA GPIOB GPIOC GPIOD GPIOE GPIOF GPIOG GPIOH __GPIOI_UNUSED GPIOJ GPIOK GPIOL GPIOM GPION GPIOO gmbus_pin intel_broadcast_rgb INTEL_BROADCAST_RGB_AUTO INTEL_BROADCAST_RGB_FULL INTEL_BROADCAST_RGB_LIMITED check_link_response HDCP_LINK_PROTECTED HDCP_TOPOLOGY_CHANGE HDCP_LINK_INTEGRITY_FAILURE HDCP_REAUTH_REQUEST hdcp2_hdmi_msg_timeout hpd_irq_setup hpd_enable_detection hotplug_enables_func hotplug_mask_func pmdemand_params qclk_gv_bw voltage_index qclk_gv_index active_dbufs active_phys plls cdclk_freq_mhz ddiclk_max intel_pmdemand_state ddi_clocks active_combo_phys_mask intel_dbuf_state slices joined_mbus intel_quirk intel_dpcd_quirk sink_oui sink_device_id intel_dmi_quirk dmi_id_list phy_fia FIA1 FIA2 FIA3 dig_port lock_wakeref disconnect_phy_work link_reset_work link_refcount legacy_port init_mode phy_fia_idx tc_port_mode TC_PORT_DISCONNECTED TC_PORT_TBT_ALT TC_PORT_DP_ALT TC_PORT_LEGACY intel_tc_phy_ops cold_off_domain hpd_live_status is_owned bos_lock bos_list drm_xe_gem_create drm_xe_gem_mmap_offset xe_ttm_vram_mgr_resource used_visible_size xe_res_cursor xe_ttm_tt drm_xe_user_extension next_extension drm_xe_ext_set_property drm_xe_engine_class_instance engine_instance gt_id drm_xe_exec_queue_create num_placements exec_queue_id drm_xe_exec_queue_destroy drm_xe_exec_queue_get_property xe_exec_queue_sched_prop XE_EXEC_QUEUE_JOB_TIMEOUT XE_EXEC_QUEUE_TIMESLICE XE_EXEC_QUEUE_PREEMPT_TIMEOUT XE_EXEC_QUEUE_SCHED_PROP_MAX xe_exec_queue_set_property_fn intel_gsc_mtl_header validity_marker heci_client_id header_version host_session_handle gsc_message_handle message_size xe_guc_fault_reply_type PFR_ACCESS PFR_ENGINE PFR_VFID PFR_ALL PFR_INVALID xe_guc_response_desc_type TLB_INVALIDATION_DESC FAULT_RESPONSE_DESC xe_guc_pagefault_desc xe_guc_pagefault_reply xe_guc_acc_desc xe_userptr invalidate_link repin_link initial_bind xe_userptr_vma page_addr vfid fault_level fault_unsuccessful trva_fault ACCESS_TYPE_READ ACCESS_TYPE_WRITE ACCESS_TYPE_ATOMIC ACCESS_TYPE_RESERVED va_range_base sub_granularity guc_policies submission_queue_depth dpc_promote_time is_valid max_num_work_items global_flags guc_mmio_reg guc_mmio_reg_set guc_gt_system_info mapping_table engine_enabled_masks generic_gt_sysinfo guc_ads reg_state_list scheduler_policies gt_system_info golden_context_lrca eng_state_size um_init_data capture_instance capture_class capture_global guc_engine_usage_record current_context_index last_switch_in_stamp total_runtime guc_engine_usage engines guc_um_queue_params base_dpa base_ggtt_address size_in_bytes guc_um_init_params page_response_timeout_in_us queue_params __guc_ads_blob system_info engine_usage um_init_params xe_guc_rc_options XE_GUCRC_HOST_CONTROL XE_GUCRC_FIRMWARE_CONTROL slpc_global_state SLPC_GLOBAL_STATE_NOT_RUNNING SLPC_GLOBAL_STATE_INITIALIZING SLPC_GLOBAL_STATE_RESETTING SLPC_GLOBAL_STATE_RUNNING SLPC_GLOBAL_STATE_SHUTTING_DOWN SLPC_GLOBAL_STATE_ERROR slpc_param_id SLPC_PARAM_TASK_ENABLE_GTPERF SLPC_PARAM_TASK_DISABLE_GTPERF SLPC_PARAM_TASK_ENABLE_BALANCER SLPC_PARAM_TASK_DISABLE_BALANCER SLPC_PARAM_TASK_ENABLE_DCC SLPC_PARAM_TASK_DISABLE_DCC SLPC_PARAM_GLOBAL_MIN_GT_UNSLICE_FREQ_MHZ SLPC_PARAM_GLOBAL_MAX_GT_UNSLICE_FREQ_MHZ SLPC_PARAM_GLOBAL_MIN_GT_SLICE_FREQ_MHZ SLPC_PARAM_GLOBAL_MAX_GT_SLICE_FREQ_MHZ SLPC_PARAM_GTPERF_THRESHOLD_MAX_FPS SLPC_PARAM_GLOBAL_DISABLE_GT_FREQ_MANAGEMENT SLPC_PARAM_GTPERF_ENABLE_FRAMERATE_STALLING SLPC_PARAM_GLOBAL_DISABLE_RC6_MODE_CHANGE SLPC_PARAM_GLOBAL_OC_UNSLICE_FREQ_MHZ SLPC_PARAM_GLOBAL_OC_SLICE_FREQ_MHZ SLPC_PARAM_GLOBAL_ENABLE_IA_GT_BALANCING SLPC_PARAM_GLOBAL_ENABLE_ADAPTIVE_BURST_TURBO SLPC_PARAM_GLOBAL_ENABLE_EVAL_MODE SLPC_PARAM_GLOBAL_ENABLE_BALANCER_IN_NON_GAMING_MODE SLPC_PARAM_GLOBAL_RT_MODE_TURBO_FREQ_DELTA_MHZ SLPC_PARAM_PWRGATE_RC_MODE SLPC_PARAM_EDR_MODE_COMPUTE_TIMEOUT_MS SLPC_PARAM_EDR_QOS_FREQ_MHZ SLPC_PARAM_MEDIA_FF_RATIO_MODE SLPC_PARAM_ENABLE_IA_FREQ_LIMITING SLPC_PARAM_STRATEGIES SLPC_PARAM_POWER_PROFILE SLPC_PARAM_IGNORE_EFFICIENT_FREQUENCY SLPC_MAX_PARAM slpc_event_id SLPC_EVENT_RESET SLPC_EVENT_SHUTDOWN SLPC_EVENT_PLATFORM_INFO_CHANGE SLPC_EVENT_DISPLAY_MODE_CHANGE SLPC_EVENT_FLIP_COMPLETE SLPC_EVENT_QUERY_TASK_STATE SLPC_EVENT_PARAMETER_SET SLPC_EVENT_PARAMETER_UNSET task_status_padding freq_padding slpc_task_state_data slpc_shared_data_header global_state display_data_addr slpc_override_params slpc_shared_data shared_data_header_pad platform_info_pad task_state_data task_state_data_pad override_params override_params_pad shared_data_pad reserved_mode_definition sched_timeout schedule_state exec_queue_flags parallel_execution pending_list_size guc_ctxt_registration_info context_idx engine_submit_mask wq_desc_lo wq_desc_hi wq_base_lo wq_base_hi wq_size hwlrca_lo hwlrca_hi guc_klv_generic_dw_t kl guc_update_exec_queue_policy_header guc_id guc_update_exec_queue_policy klv guc_sched_wq_desc error_offset wq_status sync_semaphore guc_submit_parallel_scratch wq_desc pending_list_snapshot xe_lrc_snapshot exec_queue_policy xe_hw_fence seqno_map irq_link context_desc start_seqno instr_state init_funcs xe_range_fence_ops xe_range_fence trace_event_raw_xe_gt_tlb_invalidation_fence trace_event_raw_xe_bo trace_event_raw_xe_bo_move new_placement old_placement move_lacks_source trace_event_raw_xe_exec_queue guc_state trace_event_raw_xe_sched_job trace_event_raw_xe_sched_msg trace_event_raw_xe_hw_fence trace_event_raw_xe_vma trace_event_raw_xe_vm trace_event_raw_xe_guc_ct_flow_control _head _tail trace_event_raw_xe_guc_ctb trace_event_data_offsets_xe_gt_tlb_invalidation_fence trace_event_data_offsets_xe_bo trace_event_data_offsets_xe_bo_move trace_event_data_offsets_xe_exec_queue trace_event_data_offsets_xe_sched_job trace_event_data_offsets_xe_sched_msg trace_event_data_offsets_xe_hw_fence trace_event_data_offsets_xe_vma trace_event_data_offsets_xe_vm trace_event_data_offsets_xe_guc_ct_flow_control trace_event_data_offsets_xe_guc_ctb btf_trace_xe_gt_tlb_invalidation_fence_create btf_trace_xe_gt_tlb_invalidation_fence_work_func btf_trace_xe_gt_tlb_invalidation_fence_cb btf_trace_xe_gt_tlb_invalidation_fence_send btf_trace_xe_gt_tlb_invalidation_fence_recv btf_trace_xe_gt_tlb_invalidation_fence_signal btf_trace_xe_gt_tlb_invalidation_fence_timeout btf_trace_xe_bo_cpu_fault btf_trace_xe_bo_move btf_trace_xe_exec_queue_create btf_trace_xe_exec_queue_supress_resume btf_trace_xe_exec_queue_submit btf_trace_xe_exec_queue_scheduling_enable btf_trace_xe_exec_queue_scheduling_disable btf_trace_xe_exec_queue_scheduling_done btf_trace_xe_exec_queue_register btf_trace_xe_exec_queue_deregister btf_trace_xe_exec_queue_deregister_done btf_trace_xe_exec_queue_close btf_trace_xe_exec_queue_kill btf_trace_xe_exec_queue_cleanup_entity btf_trace_xe_exec_queue_destroy btf_trace_xe_exec_queue_reset btf_trace_xe_exec_queue_memory_cat_error btf_trace_xe_exec_queue_stop btf_trace_xe_exec_queue_resubmit btf_trace_xe_exec_queue_lr_cleanup btf_trace_xe_sched_job_create btf_trace_xe_sched_job_exec btf_trace_xe_sched_job_run btf_trace_xe_sched_job_free btf_trace_xe_sched_job_timedout btf_trace_xe_sched_job_set_error btf_trace_xe_sched_job_ban btf_trace_xe_sched_msg_add btf_trace_xe_sched_msg_recv btf_trace_xe_hw_fence_create btf_trace_xe_hw_fence_signal btf_trace_xe_hw_fence_try_signal btf_trace_xe_hw_fence_free btf_trace_xe_vma_flush btf_trace_xe_vma_pagefault btf_trace_xe_vma_acc btf_trace_xe_vma_fail btf_trace_xe_vma_bind btf_trace_xe_vma_pf_bind btf_trace_xe_vma_unbind btf_trace_xe_vma_userptr_rebind_worker btf_trace_xe_vma_userptr_rebind_exec btf_trace_xe_vma_rebind_worker btf_trace_xe_vma_rebind_exec btf_trace_xe_vma_userptr_invalidate btf_trace_xe_vma_invalidate btf_trace_xe_vma_evict btf_trace_xe_vma_userptr_invalidate_complete btf_trace_xe_vm_kill btf_trace_xe_vm_create btf_trace_xe_vm_free btf_trace_xe_vm_cpu_bind btf_trace_xe_vm_restart btf_trace_xe_vm_rebind_worker_enter btf_trace_xe_vm_rebind_worker_retry btf_trace_xe_vm_rebind_worker_exit btf_trace_xe_guc_ct_h2g_flow_control btf_trace_xe_guc_ct_g2h_flow_control btf_trace_xe_guc_ctb_h2g btf_trace_xe_guc_ctb_g2h drm_xe_wait_user_fence dram_dimm_info ranks dram_channel_info dimm_l dimm_s is_16gb_dimm acpi_backlight_type acpi_backlight_undef acpi_backlight_none acpi_backlight_video acpi_backlight_vendor acpi_backlight_native acpi_backlight_nvidia_wmi_ec acpi_backlight_apple_gmux acpi_backlight_dell_uart intel_qgv_point t_rp t_rdpre t_rc t_ras t_rcd intel_psf_gv_point intel_qgv_info psf_points num_points num_psf_points t_bl max_numchannels channel_width deinterleave intel_sa_info displayrtids deburst deprogbwlimit derating skl_power_gate SKL_PG0 SKL_PG1 SKL_PG2 ICL_PG3 ICL_PG4 dpio_channel DPIO_CH0 DPIO_CH1 sync_hw i915_power_well_regs kvmr dsb_buf free_pos ins_start_offset dewake_scanline intel_dsb_buffer dsb_id INVALID_DSB DSB1 DSB2 DSB3 MAX_DSB_PER_PIPE fb_op_origin ORIGIN_CPU ORIGIN_CS ORIGIN_FLIP ORIGIN_DIRTYFB ORIGIN_CURSOR_UPDATE cc_planes packed_aux_planes planar_aux_planes intel_modifier_desc display_ver plane_caps ccs fb_plane_view_dims tile_width tile_height frontbuffer_fence_cb front uint_fixed_16_16_t skl_wm_params x_tiled y_tiled rc_surface plane_pixel_rate y_min_scanlines plane_bytes_per_line plane_blocks_per_line y_tile_minimum linetime_us dbuf_block_size dbuf_slice_conf_entry dbuf_mask join_mbus skl_plane_ddb_iter skl_hw_state ddb_y ___xe_bo_create_locked __bpf_trace_xe_bo __bpf_trace_xe_bo_move __bpf_trace_xe_exec_queue __bpf_trace_xe_gt_tlb_invalidation_fence __bpf_trace_xe_guc_ct_flow_control __bpf_trace_xe_guc_ctb __bpf_trace_xe_hw_fence __bpf_trace_xe_sched_job __bpf_trace_xe_sched_msg __bpf_trace_xe_vm __bpf_trace_xe_vma __guc_exec_queue_fini_async __guc_exec_queue_process_msg_suspend __intel_backlight_enable __intel_cx0_read __intel_cx0_write __intel_cx0_write_once __intel_display_driver_resume __intel_fb_flush __intel_fb_invalidate __probestub_xe_bo_cpu_fault __probestub_xe_bo_move __probestub_xe_exec_queue_cleanup_entity __probestub_xe_exec_queue_close __probestub_xe_exec_queue_create __probestub_xe_exec_queue_deregister __probestub_xe_exec_queue_deregister_done __probestub_xe_exec_queue_destroy __probestub_xe_exec_queue_kill __probestub_xe_exec_queue_lr_cleanup __probestub_xe_exec_queue_memory_cat_error __probestub_xe_exec_queue_register __probestub_xe_exec_queue_reset __probestub_xe_exec_queue_resubmit __probestub_xe_exec_queue_scheduling_disable __probestub_xe_exec_queue_scheduling_done __probestub_xe_exec_queue_scheduling_enable __probestub_xe_exec_queue_stop __probestub_xe_exec_queue_submit __probestub_xe_exec_queue_supress_resume __probestub_xe_gt_tlb_invalidation_fence_cb __probestub_xe_gt_tlb_invalidation_fence_create __probestub_xe_gt_tlb_invalidation_fence_recv __probestub_xe_gt_tlb_invalidation_fence_send __probestub_xe_gt_tlb_invalidation_fence_signal __probestub_xe_gt_tlb_invalidation_fence_timeout __probestub_xe_gt_tlb_invalidation_fence_work_func __probestub_xe_guc_ct_g2h_flow_control __probestub_xe_guc_ct_h2g_flow_control __probestub_xe_guc_ctb_g2h __probestub_xe_guc_ctb_h2g __probestub_xe_hw_fence_create __probestub_xe_hw_fence_free __probestub_xe_hw_fence_signal __probestub_xe_hw_fence_try_signal __probestub_xe_sched_job_ban __probestub_xe_sched_job_create __probestub_xe_sched_job_exec __probestub_xe_sched_job_free __probestub_xe_sched_job_run __probestub_xe_sched_job_set_error __probestub_xe_sched_job_timedout __probestub_xe_sched_msg_add __probestub_xe_sched_msg_recv __probestub_xe_vm_cpu_bind __probestub_xe_vm_create __probestub_xe_vm_free __probestub_xe_vm_kill __probestub_xe_vm_rebind_worker_enter __probestub_xe_vm_rebind_worker_exit __probestub_xe_vm_rebind_worker_retry __probestub_xe_vm_restart __probestub_xe_vma_acc __probestub_xe_vma_bind __probestub_xe_vma_evict __probestub_xe_vma_fail __probestub_xe_vma_flush __probestub_xe_vma_invalidate __probestub_xe_vma_pagefault __probestub_xe_vma_pf_bind __probestub_xe_vma_rebind_exec __probestub_xe_vma_rebind_worker __probestub_xe_vma_unbind __probestub_xe_vma_userptr_invalidate __probestub_xe_vma_userptr_invalidate_complete __probestub_xe_vma_userptr_rebind_exec __probestub_xe_vma_userptr_rebind_worker __register_engine __register_mlrc_engine xa_count __release_guc_id __traceiter_xe_bo_cpu_fault __traceiter_xe_bo_move __traceiter_xe_exec_queue_cleanup_entity __traceiter_xe_exec_queue_close __traceiter_xe_exec_queue_create __traceiter_xe_exec_queue_deregister __traceiter_xe_exec_queue_deregister_done __traceiter_xe_exec_queue_destroy __traceiter_xe_exec_queue_kill __traceiter_xe_exec_queue_lr_cleanup __traceiter_xe_exec_queue_memory_cat_error __traceiter_xe_exec_queue_register __traceiter_xe_exec_queue_reset __traceiter_xe_exec_queue_resubmit __traceiter_xe_exec_queue_scheduling_disable __traceiter_xe_exec_queue_scheduling_done __traceiter_xe_exec_queue_scheduling_enable __traceiter_xe_exec_queue_stop __traceiter_xe_exec_queue_submit __traceiter_xe_exec_queue_supress_resume __traceiter_xe_gt_tlb_invalidation_fence_cb __traceiter_xe_gt_tlb_invalidation_fence_create __traceiter_xe_gt_tlb_invalidation_fence_recv __traceiter_xe_gt_tlb_invalidation_fence_send __traceiter_xe_gt_tlb_invalidation_fence_signal __traceiter_xe_gt_tlb_invalidation_fence_timeout __traceiter_xe_gt_tlb_invalidation_fence_work_func __traceiter_xe_guc_ct_g2h_flow_control __traceiter_xe_guc_ct_h2g_flow_control __traceiter_xe_guc_ctb_g2h __traceiter_xe_guc_ctb_h2g __traceiter_xe_hw_fence_create __traceiter_xe_hw_fence_free __traceiter_xe_hw_fence_signal __traceiter_xe_hw_fence_try_signal __traceiter_xe_sched_job_ban __traceiter_xe_sched_job_create __traceiter_xe_sched_job_exec __traceiter_xe_sched_job_free __traceiter_xe_sched_job_run __traceiter_xe_sched_job_set_error __traceiter_xe_sched_job_timedout __traceiter_xe_sched_msg_add __traceiter_xe_sched_msg_recv __traceiter_xe_vm_cpu_bind __traceiter_xe_vm_create __traceiter_xe_vm_free __traceiter_xe_vm_kill __traceiter_xe_vm_rebind_worker_enter __traceiter_xe_vm_rebind_worker_exit __traceiter_xe_vm_rebind_worker_retry __traceiter_xe_vm_restart __traceiter_xe_vma_acc __traceiter_xe_vma_bind __traceiter_xe_vma_evict __traceiter_xe_vma_fail __traceiter_xe_vma_flush __traceiter_xe_vma_invalidate __traceiter_xe_vma_pagefault __traceiter_xe_vma_pf_bind __traceiter_xe_vma_rebind_exec __traceiter_xe_vma_rebind_worker __traceiter_xe_vma_unbind __traceiter_xe_vma_userptr_invalidate __traceiter_xe_vma_userptr_invalidate_complete __traceiter_xe_vma_userptr_rebind_exec __traceiter_xe_vma_userptr_rebind_worker __wopcm_init_regs __xe_bo_addr __xe_bo_create_locked bo_flags __xe_bo_placement_for_flags __xe_bo_release_dummy __xe_bo_unpin_map_no_vm __xe_bo_vunmap __xe_exec_queue_create __xe_lrc_write_ring __xe_range_fence_tree_cleanup _intel_dsb_commit acc_queue_work_func places add_vram adjust_wm_latency alloc_guc_id assert_can_enable_dc9 assert_chv_phy_status assert_dsb_has_room aux_ch_to_digital_port bcs_default_lrc bxt_disable_dc9 power_well bxt_dpio_cmn_power_well_disable bxt_dpio_cmn_power_well_enable bxt_dpio_cmn_power_well_enabled bxt_enable_dc9 bxt_get_backlight bxt_set_backlight dims obj_offset gtt_offset calc_plane_remap_info eci calc_validate_logical_mask calculate_golden_lrc_size calculate_regset_size ccs_default_lrc chv_dpio_cmn_power_well_disable chv_dpio_cmn_power_well_enable chv_phy_powergate_ch chv_phy_powergate_lanes chv_pipe_power_well_disable chv_pipe_power_well_enable chv_pipe_power_well_enabled chv_pipe_power_well_sync_hw old_conn_state cnp_disable_backlight cnp_enable_backlight cnp_hz_to_pwm cnp_setup_backlight cur_wm_latency_open cur_wm_latency_show cur_wm_latency_write disable_scheduling_deregister display_destroy do_compare do_trace_event_raw_event_xe_bo_move pipe_config timeslots dsc_compute_compressed_bpp compressed_bppx16 dsc_compute_link_config remaining_dw dump_gfxpipe_command dump_mi_command empty_lrc_data engine_enable_mask exec_queue_set_priority exec_queue_set_timeslice extension exec_queue_user_ext_set_property ext_number exec_queue_user_extensions fence_free info_map fill_engine_enable_masks format_is_yuv_semiplanar frontbuffer_flush frontbuffer_release g2h_exec_queue_lookup gen3_assert_iir_is_zero imr_val ier_val gen3_irq_init gen3_irq_reset gen9_dc_off_power_well_disable gen9_dc_off_power_well_enable gen9_dc_off_power_well_enabled gen9_disable_dc_states gen9_enable_dc5 gen9_sanitize_dc_state gen9_set_dc_state gen9_wait_for_power_well_fuses get_backlight_max_vbt get_backlight_min_vbt guc_ads_private_data_offset guc_capture_list_init guc_doorbell_init guc_exec_queue_add_msg guc_exec_queue_fini guc_exec_queue_fini_async drm_job guc_exec_queue_free_job guc_exec_queue_init guc_exec_queue_kill guc_exec_queue_process_msg guc_exec_queue_reset_status guc_exec_queue_resume guc_exec_queue_run_job guc_exec_queue_set_job_timeout guc_exec_queue_set_preempt_timeout guc_exec_queue_set_priority guc_exec_queue_set_timeslice guc_exec_queue_start guc_exec_queue_stop guc_exec_queue_suspend guc_exec_queue_suspend_wait guc_exec_queue_timedout_job guc_exec_queue_wq_snapshot_capture guc_mmio_reg_state_init regset_map guc_mmio_regset_write guc_policies_init guc_populate_golden_lrc guc_prep_golden_lrc_null guc_submit_fini handle_pagefault hsw_power_well_disable hsw_power_well_enable hsw_power_well_enabled hsw_power_well_sync_hw hsw_wait_for_power_well_disable timeout_expected hsw_wait_for_power_well_enable hw_fence_irq_run_cb i830_pipes_power_well_disable i830_pipes_power_well_enable i830_pipes_power_well_enabled i830_pipes_power_well_sync_hw i915_current_bpc_open i915_current_bpc_show i915_ddb_info i915_digport_work_func i915_display_capabilities i915_display_info i915_displayport_test_active_open i915_displayport_test_active_show i915_displayport_test_active_write i915_displayport_test_data_open i915_displayport_test_data_show i915_displayport_test_type_open i915_displayport_test_type_show i915_dp_mst_info i915_dsc_bpc_open i915_dsc_bpc_show i915_dsc_bpc_write i915_dsc_fec_support_open i915_dsc_fec_support_show i915_dsc_fec_support_write i915_dsc_fractional_bpp_open i915_dsc_fractional_bpp_show i915_dsc_fractional_bpp_write i915_dsc_output_format_open i915_dsc_output_format_show i915_dsc_output_format_write i915_fifo_underrun_reset_write i915_frontbuffer_tracking i915_gem_framebuffer_info i915_hdcp_sink_capability_open i915_hdcp_sink_capability_show i915_hotplug_work_func i915_hpd_poll_init_work i915_hpd_short_storm_ctl_open i915_hpd_short_storm_ctl_show i915_hpd_short_storm_ctl_write i915_hpd_storm_ctl_open i915_hpd_storm_ctl_show i915_hpd_storm_ctl_write i915_lpsp_capability_open i915_lpsp_capability_show i915_lpsp_status i915_opregion i915_panel_open i915_panel_show i915_power_domain_info i915_shared_dplls_info i915_sr_status i915_vbt i965_disable_backlight i965_enable_backlight i965_hz_to_pwm i965_setup_backlight i9xx_always_on_power_well_enabled i9xx_always_on_power_well_noop i9xx_disable_backlight i9xx_enable_backlight i9xx_get_backlight i9xx_hz_to_pwm i9xx_power_well_sync_hw_noop i9xx_set_backlight i9xx_setup_backlight icl_aux_power_well_disable icl_aux_power_well_enable icl_aux_pw_to_phy icl_build_plane_wm old_bw_state new_bw_state icl_find_qgv_points icl_get_bw_info is_y_tile icl_get_qgv_points icl_max_bw_qgv_point_mask icl_pcode_read_mem_global_info points_mask icl_pcode_restrict_qgv_points qgv_point icl_qgv_bw icl_qgv_points_mask icl_tc_phy_aux_power_well_enable ilk_detect_mem_freq init_policies old_offset intel_adjust_aligned_offset pitch_tiles intel_adjust_tile_offset intel_any_crtc_needs_modeset intel_atomic_get_bw_state intel_atomic_get_crtc_state intel_atomic_get_dbuf_state intel_atomic_get_digital_connector_state intel_atomic_get_new_bw_state intel_atomic_get_old_bw_state intel_atomic_state_alloc intel_atomic_state_clear _state intel_atomic_state_free intel_atomic_update_watermarks intel_attach_aspect_ratio_property intel_attach_broadcast_rgb_property intel_attach_dp_colorspace_property intel_attach_force_audio_property intel_attach_hdmi_colorspace_property intel_attach_scaling_mode_property intel_backlight_destroy intel_backlight_device_get_brightness intel_backlight_device_register intel_backlight_device_unregister intel_backlight_device_update_status intel_backlight_disable intel_backlight_enable intel_backlight_init_funcs intel_backlight_invert_pwm_level intel_backlight_level_from_pwm intel_backlight_level_to_pwm user_level user_max intel_backlight_set_acpi intel_backlight_set_pwm_level intel_backlight_setup intel_backlight_update intel_bw_atomic_check need_cdclk_calc intel_bw_calc_min_cdclk intel_bw_crtc_data_rate intel_bw_crtc_num_active_planes bw_state intel_bw_crtc_update intel_bw_destroy_state intel_bw_duplicate_state intel_bw_init intel_bw_init_hw intel_bw_min_cdclk intel_c10pll_dump_hw_state mpllb_hw_state intel_c10pll_state_verify intel_c20_pll_program intel_c20_sram_read intel_c20_sram_write intel_c20pll_dump_hw_state pll_state intel_c20pll_readout_hw_state mpll_hw_state intel_c20pll_state_verify intel_can_enable_sagv intel_compute_aligned_offset intel_compute_global_watermarks intel_compute_intermediate_wm intel_compute_pipe_wm intel_compute_sagv_mask intel_connector_alloc intel_connector_attach_encoder intel_connector_debugfs_add intel_connector_destroy intel_connector_free intel_connector_get_hw_state intel_connector_get_pipe intel_connector_info intel_connector_init intel_connector_needs_modeset intel_connector_register intel_connector_unregister intel_connector_update_modes intel_connector_verify_state intel_crtc_debugfs_add intel_crtc_destroy_state intel_crtc_duplicate_state intel_crtc_free_hw_state intel_crtc_info intel_crtc_pipe_open intel_crtc_pipe_show intel_cursor_alignment intel_cx0_bus_reset intel_cx0_get_owned_lane_mask intel_cx0_phy_check_hdmi_link_rate lane_reversal intel_cx0_phy_lane_reset intel_cx0_phy_set_signal_levels intel_cx0_phy_transaction_begin lane_mask intel_cx0_powerdown_change_sequence intel_cx0_program_phy_lane intel_cx0_rmw intel_cx0_wait_for_ack intel_cx0pll_calc_port_clock intel_cx0pll_calc_state intel_cx0pll_disable intel_cx0pll_enable intel_cx0pll_readout_hw_state intel_cx0pll_state_verify intel_dbuf_destroy_state intel_dbuf_duplicate_state intel_dbuf_init intel_dbuf_post_plane_update intel_dbuf_pre_plane_update intel_dbuf_slice_size intel_ddc_get_modes intel_digital_connector_atomic_check intel_digital_connector_atomic_get_property intel_digital_connector_atomic_set_property intel_digital_connector_duplicate_state intel_digital_port_connected intel_display_debugfs_register intel_display_driver_early_probe intel_display_driver_init_hw intel_display_driver_probe intel_display_driver_probe_defer intel_display_driver_probe_nogem intel_display_driver_probe_noirq intel_display_driver_register intel_display_driver_remove intel_display_driver_remove_nogem intel_display_driver_remove_noirq intel_display_driver_resume intel_display_driver_suspend intel_display_driver_unregister power_well_id intel_display_power_well_is_enabled intel_dp_128b132b_intra_hop lttpr_count intel_dp_128b132b_lane_cds intel_dp_128b132b_lane_eq intel_dp_128b132b_link_train intel_dp_128b132b_sdp_crc16 intel_dp_adjust_compliance_config intel_dp_audio_compute_config intel_dp_autotest_video_pattern fec_enabled intel_dp_bw_fec_overhead intel_dp_can_bigjoiner intel_dp_check_device_service_irq intel_dp_check_frl_training intel_dp_check_mst_status intel_dp_common_rate intel_dp_compute_config respect_downstream_limits intel_dp_compute_config_limits intel_dp_compute_config_link_bpp_limits intel_dp_compute_link_config intel_dp_compute_output_format intel_dp_compute_psr_vsc_sdp link_bw rate_select intel_dp_compute_rate intel_dp_compute_vsc_colorimetry intel_dp_configure_protocol_converter intel_dp_connector_atomic_check intel_dp_connector_register intel_dp_connector_sync_state intel_dp_connector_unregister intel_dp_detect intel_dp_detect_dpcd link_bpp_x16 intel_dp_drrs_compute_config for_get_ref intel_dp_dsc_aux_ref_count compute_pipe_bpp intel_dp_dsc_compute_config max_req_bpc intel_dp_dsc_compute_max_bpp link_clock mode_clock mode_hdisplay bigjoiner intel_dp_dsc_get_max_compressed_bpp intel_dp_dsc_get_slice_count intel_dp_dsc_max_sink_compressed_bppx16 intel_dp_dsc_nearest_valid_bpp intel_dp_dsc_sink_max_compressed_bpp intel_dp_dsc_sink_min_compressed_bpp dp_phy intel_dp_dump_link_status bpp_x16 bw_overhead intel_dp_effective_data_rate intel_dp_encoder_flush_work intel_dp_encoder_shutdown intel_dp_encoder_suspend intel_dp_fetch_edid intel_dp_force intel_dp_force_dsc_pipe_bpp intel_dp_get_active_pipes intel_dp_get_adjust_train intel_dp_get_colorimetry_status intel_dp_get_dpcd intel_dp_get_dsc_sink_cap intel_dp_get_lane_adjust_vswing_preemph intel_dp_get_link_train_fallback_values intel_dp_get_modes intel_dp_handle_test_request intel_dp_has_connector intel_dp_has_hdmi_sink intel_dp_hdmi_sink_max_frl drm_infoframe intel_dp_hdr_metadata_infoframe_sdp_pack long_hpd intel_dp_hpd_pulse intel_dp_init_connector intel_dp_init_lttpr_and_dprx_caps intel_dp_init_lttpr_phys intel_dp_initial_fastset_check intel_dp_is_edp intel_dp_is_port_edp intel_dp_is_uhbr intel_dp_limited_color_range intel_dp_link_ok intel_dp_link_required intel_dp_link_symbol_clock intel_dp_link_symbol_size intel_dp_link_train_phy intel_dp_link_training_channel_equalization intel_dp_link_training_clock_recovery intel_dp_max_data_rate intel_dp_max_lane_count intel_dp_max_link_rate intel_dp_min_bpp intel_dp_mode_to_fec_clock _connector intel_dp_mode_valid intel_dp_modeset_retry_work_fn intel_dp_mst_resume intel_dp_mst_suspend intel_dp_need_bigjoiner intel_dp_needs_link_retrain intel_dp_needs_vsc_sdp hpd_state intel_dp_oob_hotplug_event intel_dp_output_bpp intel_dp_pcon_dsc_configure intel_dp_pcon_start_frl_training intel_dp_phy_is_downstream_of_source intel_dp_phy_pattern_update intel_dp_phy_test intel_dp_prepare_link_train intel_dp_print_rates dp_train_pat intel_dp_program_link_training_pattern intel_dp_rate_select intel_dp_read_dsc_dpcd intel_dp_reset_link_train intel_dp_reset_lttpr_common_caps intel_dp_reset_max_link_params intel_dp_retrain_link intel_dp_set_common_rates intel_dp_set_dpcd_sink_rates intel_dp_set_edid intel_dp_set_infoframes intel_dp_set_link_params intel_dp_set_link_train intel_dp_set_max_sink_lane_count intel_dp_set_power intel_dp_set_signal_levels intel_dp_set_sink_rates intel_dp_set_source_rates intel_dp_short_pulse intel_dp_sink_disable_decompression intel_dp_sink_enable_decompression intel_dp_source_supports_tps3 intel_dp_source_supports_tps4 intel_dp_start_link_train intel_dp_stop_link_train intel_dp_supports_fec intel_dp_sync_state intel_dp_tmds_clock_valid intel_dp_training_pattern intel_dp_update_420 intel_dp_vsc_sdp_pack intel_dp_vsc_sdp_unpack intel_dp_wait_source_oui intel_dpt_configure intel_dram_detect intel_dram_edram_detect intel_dsb_cleanup wait_for_vblank intel_dsb_commit ldw udw intel_dsb_emit intel_dsb_finish intel_dsb_nonpost_end intel_dsb_nonpost_start intel_dsb_noop max_cmds intel_dsb_prepare intel_dsb_prev_ins_is_write intel_dsb_reg_write intel_dsb_reg_write_masked intel_dsb_wait intel_edp_backlight_off intel_edp_backlight_on intel_edp_fixup_vbt_bpp intel_edp_init_connector intel_edp_init_dpcd careful intel_edp_init_source_oui intel_enabled_dbuf_slices_mask intel_encoder_has_hpd_pulse intel_encoder_hotplug intel_encoder_is_c10phy intel_fb_align_height intel_fb_fill_view intel_fb_get_format_info intel_fb_is_ccs_aux_plane intel_fb_is_ccs_modifier intel_fb_is_gen12_ccs_aux_plane intel_fb_is_mc_ccs_modifier intel_fb_is_rc_ccs_cc_modifier intel_fb_is_tiled_modifier fb_modifier intel_fb_modifier_to_tiling intel_fb_modifier_uses_dpt intel_fb_needs_pot_stride_remap intel_fb_offset_to_xy intel_fb_plane_get_modifiers intel_fb_plane_get_subsampling intel_fb_plane_supports_modifier intel_fb_rc_ccs_cc_plane intel_fb_supports_90_270_rotation intel_fb_uses_dpt view_type intel_fb_view_init intel_fill_fb_info intel_format_info_is_yuv_semiplanar intel_framebuffer_create intel_fb intel_framebuffer_init intel_frontbuffer_flip intel_frontbuffer_flip_complete intel_frontbuffer_flip_prepare intel_frontbuffer_flush_work intel_frontbuffer_get intel_frontbuffer_put intel_frontbuffer_queue_flush intel_frontbuffer_track intel_has_sagv intel_hdcp_info intel_hotplug_detect_connector intel_hpd_cancel_work intel_hpd_debugfs_register intel_hpd_disable intel_hpd_enable intel_hpd_init intel_hpd_init_early pin_mask long_mask intel_hpd_irq_handler intel_hpd_irq_storm_reenable_work intel_hpd_pin_default intel_hpd_poll_disable intel_hpd_poll_enable intel_hpd_trigger_irq intel_initial_watermarks intel_irqs_enabled intel_is_c10phy intel_mbus_dbox_update intel_modeset_synced_crtcs intel_modeset_verify_crtc intel_modeset_verify_disabled intel_mpllb_calc_port_clock intel_mpllb_calc_state intel_mpllb_disable intel_mpllb_enable intel_mpllb_readout_hw_state intel_mpllb_state_verify intel_mtl_pll_disable intel_mtl_pll_enable intel_mtl_port_pll_type intel_mtl_tbt_calc_port_clock intel_mtl_tbt_pll_disable intel_mtl_tbt_pll_enable intel_optimize_watermarks intel_panel_actually_set_backlight intel_plane_adjust_aligned_offset intel_plane_can_remap intel_plane_check_stride intel_plane_compute_aligned_offset intel_plane_compute_gtt intel_plane_info intel_plane_remap_gtt intel_plane_uapi_info intel_pmdemand_atomic_check intel_pmdemand_check_prev_transaction intel_pmdemand_destroy_state intel_pmdemand_duplicate_state intel_pmdemand_init intel_pmdemand_init_early pmdemand_state intel_pmdemand_init_pmdemand_params intel_pmdemand_post_plane_update intel_pmdemand_pre_plane_update dbuf_slices intel_pmdemand_program_dbuf serialized intel_pmdemand_program_params intel_pmdemand_state_changed intel_pmdemand_update_active_non_tc_phys intel_pmdemand_update_params set_bit intel_pmdemand_update_phys_mask intel_pmdemand_update_port_clock intel_pmdemand_wait intel_power_well_disable intel_power_well_domains intel_power_well_enable intel_power_well_get intel_power_well_is_always_on intel_power_well_is_enabled intel_power_well_is_enabled_cached intel_power_well_name intel_power_well_put intel_power_well_refcount intel_power_well_sync_hw intel_print_wm_latency intel_pwm_disable_backlight intel_pwm_enable_backlight intel_pwm_get_backlight intel_pwm_set_backlight intel_pwm_setup_backlight intel_read_dp_sdp intel_sagv_init intel_sagv_post_plane_update intel_sagv_pre_plane_update intel_sagv_status_open intel_sagv_status_show tabs intel_seq_print_mode intel_snps_phy_check_hdmi_link_rate intel_snps_phy_set_signal_levels intel_snps_phy_update_psr_power_state intel_snps_phy_wait_for_calibration intel_surf_alignment intel_synchronize_irq intel_tile_height intel_tile_row_size intel_tile_size intel_tile_width_bytes intel_update_watermarks user_mode_cmd intel_user_framebuffer_create intel_user_framebuffer_create_handle intel_user_framebuffer_destroy intel_user_framebuffer_dirty intel_user_framebuffer_fence_wake intel_wm_debugfs_register intel_wm_get_hw_state intel_wm_init intel_wm_plane_visible intel_wm_state_verify intel_write_dp_sdp intel_write_dp_vsc_sdp iosys_map_memcpy_from is_surface_linear job_free lane_mask_to_lane lmtt_2l_pte_encode lmtt_2l_pte_index lmtt_2l_pte_num lmtt_2l_pte_shift lmtt_2l_pte_size lmtt_2l_root_pd_level lmtt_ml_pte_encode lmtt_ml_pte_index lmtt_ml_pte_num lmtt_ml_pte_shift lmtt_ml_pte_size lmtt_ml_root_pd_level lookup_power_well lpt_disable_backlight lpt_enable_backlight lpt_get_backlight lpt_hz_to_pwm lpt_set_backlight lpt_setup_backlight main_plane main_to_ccs_plane match_not_render mem_type_is_vram mtl_find_qgv_points pagefault_fini pc_action_query_task_state pc_action_set_param pc_action_setup_gucrc pc_get_max_freq pc_get_min_freq pc_set_cur_freq pc_update_rp_values pch_disable_backlight pch_enable_backlight pch_get_backlight pch_hz_to_pwm pch_set_backlight pch_setup_backlight perf_trace_xe_bo perf_trace_xe_bo_move perf_trace_xe_exec_queue perf_trace_xe_gt_tlb_invalidation_fence perf_trace_xe_guc_ct_flow_control perf_trace_xe_guc_ctb perf_trace_xe_hw_fence perf_trace_xe_sched_job perf_trace_xe_sched_msg perf_trace_xe_vm perf_trace_xe_vma pf_queue_work_func plane_rotation plane_view_dst_stride_tiles pri_wm_latency_open pri_wm_latency_show pri_wm_latency_write rcs_default_lrc reg_sr_fini register_engine register_save_restore sa_info source_val source_min source_max target_min target_max set_min_preemption_timeout skl_build_plane_wm_single ccs_plane skl_ccs_to_main_plane skl_check_wm_level skl_compute_ddb result_prev skl_compute_plane_wm skl_compute_wm wm_params skl_compute_wm_levels skl_compute_wm_params skl_crtc_allocate_ddb skl_crtc_allocate_plane_ddb skl_crtc_can_enable_sagv ignore_idx skl_ddb_allocation_overlaps skl_ddb_dbuf_slice_mask skl_ddb_entry_for_slices skl_ddb_entry_write skl_ddb_get_hw_plane_state skl_dram_get_channel_info skl_dram_get_channels_info dimm_name skl_dram_get_dimm_info skl_enable_dc6 skl_get_dram_info skl_main_to_aux_plane skl_pipe_wm_get_hw_state skl_print_wm_changes skl_sagv_disable skl_watermark_debugfs_register skl_watermark_ipc_enabled skl_watermark_ipc_init skl_watermark_ipc_status_open skl_watermark_ipc_status_show skl_watermark_ipc_status_write skl_watermark_ipc_update skl_watermark_max_latency skl_wm_get_hw_state skl_wm_get_hw_state_and_sanitize skl_wm_init l1 l2 skl_wm_level_equals skl_wm_sanitize skl_write_cursor_wm skl_write_plane_wm skl_write_wm_level nelem snprintf_int_array source_can_output spr_wm_latency_open spr_wm_latency_show spr_wm_latency_write spt_hz_to_pwm submit_exec_queue tgl_get_bw_info tgl_tc_cold_off_power_well_disable tgl_tc_cold_off_power_well_enable tgl_tc_cold_off_power_well_is_enabled tgl_tc_cold_off_power_well_sync_hw tgl_tc_cold_request trace_event_raw_event_xe_bo trace_event_raw_event_xe_bo_move trace_event_raw_event_xe_exec_queue trace_event_raw_event_xe_gt_tlb_invalidation_fence trace_event_raw_event_xe_guc_ct_flow_control trace_event_raw_event_xe_guc_ctb trace_event_raw_event_xe_hw_fence trace_event_raw_event_xe_sched_job trace_event_raw_event_xe_sched_msg trace_event_raw_event_xe_vm trace_event_raw_event_xe_vma trace_raw_output_xe_bo trace_raw_output_xe_bo_move trace_raw_output_xe_exec_queue trace_raw_output_xe_gt_tlb_invalidation_fence trace_raw_output_xe_guc_ct_flow_control trace_raw_output_xe_guc_ct_g2h_flow_control trace_raw_output_xe_guc_ctb trace_raw_output_xe_guc_ctb_g2h trace_raw_output_xe_hw_fence trace_raw_output_xe_sched_job trace_raw_output_xe_sched_msg trace_raw_output_xe_vm trace_raw_output_xe_vma vcs_default_lrc vecs_default_lrc verify_connector_state verify_crtc_state verify_encoder_state vlv_display_power_well_disable vlv_display_power_well_enable vlv_display_power_well_init vlv_dpio_cmn_power_well_disable vlv_dpio_cmn_power_well_enable vlv_power_well_disable vlv_power_well_enable vlv_power_well_enabled vram_region_gpu_offset wait_for_pc_state wm_latency_show workarounds wq_item_append wqi_size wq_wait_for_space write_dsc_decompression_flag xe2lpd_pica_power_well_disable xe2lpd_pica_power_well_enable xe2lpd_pica_power_well_enabled xe_alloc_pf_queue xe_bo_addr xe_bo_alloc xe_bo_can_migrate xe_bo_create xe_bo_create_from_data xe_bo_create_locked xe_bo_create_locked_range xe_bo_create_pin_map xe_bo_create_pin_map_at xe_bo_create_user xe_bo_dumb_create xe_bo_evict xe_bo_evict_pinned xe_bo_free xe_bo_is_stolen xe_bo_is_stolen_devmem xe_bo_is_vram xe_bo_is_xe_bo xe_bo_lock xe_bo_migrate ttm_bo new_mem xe_bo_move xe_bo_move_notify xe_bo_needs_ccs_pages xe_bo_pin xe_bo_pin_external xe_bo_placement_for_flags xe_bo_put_commit xe_bo_restore_pinned xe_bo_sg xe_bo_trigger_rebind xe_bo_unlock xe_bo_unpin xe_bo_unpin_external xe_bo_unpin_map_no_vm xe_bo_validate xe_bo_vmap xe_bo_vunmap xe_check_nomodeset xe_device_get_gt xe_display_create xe_display_driver_probe_defer xe_display_driver_remove xe_display_driver_set_hooks xe_display_fini xe_display_fini_noaccel xe_display_fini_noirq xe_display_fini_nommio xe_display_init xe_display_init_noaccel xe_display_init_noirq xe_display_init_nommio gu_misc_iir xe_display_irq_enable master_ctl xe_display_irq_handler xe_display_irq_postinstall xe_display_irq_reset xe_display_last_close xe_display_pm_resume xe_display_pm_resume_early xe_display_pm_suspend xe_display_pm_suspend_late xe_display_probe xe_display_register xe_display_unregister xe_dma_buf_attach xe_dma_buf_begin_cpu_access xe_dma_buf_detach xe_dma_buf_map xe_dma_buf_move_notify xe_dma_buf_pin xe_dma_buf_unmap xe_dma_buf_unpin xe_evict_flags xe_exec_queue_assign_name xe_exec_queue_create xe_exec_queue_create_class xe_exec_queue_create_ioctl xe_exec_queue_destroy xe_exec_queue_destroy_ioctl xe_exec_queue_device_get_max_priority xe_exec_queue_fini xe_exec_queue_get_property_ioctl xe_exec_queue_is_idle xe_exec_queue_is_lr xe_exec_queue_kill xe_exec_queue_last_fence_get xe_exec_queue_last_fence_put xe_exec_queue_last_fence_put_unlocked xe_exec_queue_last_fence_set xe_exec_queue_lookup xe_exec_queue_ring_full xe_exit xe_gem_create_ioctl xe_gem_fault xe_gem_mmap_offset_ioctl xe_gem_object_close xe_gem_object_free xe_gem_prime_export xe_gem_prime_import offset_in offset_out xe_gsc_check_and_update_pending host_session_id xe_gsc_emit_header addr_in size_in addr_out size_out xe_gsc_pkt_submit_kernel min_payload_size xe_gsc_read_out_header xe_gt_debugfs_register xe_gt_pagefault_init xe_gt_pagefault_reset xe_guc_access_counter_notify_handler xe_guc_ads_init xe_guc_ads_init_post_hwconfig xe_guc_ads_populate xe_guc_ads_populate_minimal xe_guc_ads_populate_post_load xe_guc_deregister_done_handler xe_guc_exec_queue_lr_cleanup xe_guc_exec_queue_memory_cat_error_handler xe_guc_exec_queue_reset_failure_handler xe_guc_exec_queue_reset_handler xe_guc_exec_queue_snapshot_capture xe_guc_exec_queue_snapshot_free xe_guc_exec_queue_snapshot_print xe_guc_exec_queue_trigger_cleanup xe_guc_log_init xe_guc_log_print xe_guc_pagefault_handler xe_guc_pc_c_status xe_guc_pc_fini xe_guc_pc_get_act_freq xe_guc_pc_get_cur_freq xe_guc_pc_get_max_freq xe_guc_pc_get_min_freq xe_guc_pc_get_rp0_freq xe_guc_pc_get_rpe_freq xe_guc_pc_get_rpn_freq xe_guc_pc_gucrc_disable xe_guc_pc_init xe_guc_pc_init_early xe_guc_pc_mc6_residency xe_guc_pc_rc6_residency xe_guc_pc_set_max_freq xe_guc_pc_set_min_freq xe_guc_pc_start xe_guc_pc_stop xe_guc_sched_done_handler xe_guc_submit_init xe_guc_submit_print xe_guc_submit_reset_prepare xe_guc_submit_reset_wait xe_guc_submit_start xe_guc_submit_stop xe_hw_fence_create xe_hw_fence_ctx_finish xe_hw_fence_ctx_init xe_hw_fence_enable_signaling xe_hw_fence_get_driver_name xe_hw_fence_get_timeline_name xe_hw_fence_irq_finish xe_hw_fence_irq_init xe_hw_fence_irq_run xe_hw_fence_irq_start xe_hw_fence_irq_stop xe_hw_fence_module_exit xe_hw_fence_module_init xe_hw_fence_release xe_hw_fence_signaled xe_init xe_lrc_create_seqno_fence xe_lrc_descriptor hwe_class xe_lrc_dump_default xe_lrc_emit_hwe_state_instructions xe_lrc_finish xe_lrc_ggtt_addr xe_lrc_init xe_lrc_parallel_ggtt_addr xe_lrc_parallel_map xe_lrc_pphwsp_offset reg_nr xe_lrc_read_ctx_reg xe_lrc_ring_head xe_lrc_ring_space xe_lrc_seqno xe_lrc_seqno_ggtt_addr xe_lrc_set_ring_head xe_lrc_size xe_lrc_skip_size xe_lrc_snapshot_capture xe_lrc_snapshot_free xe_lrc_snapshot_print xe_lrc_start_seqno xe_lrc_start_seqno_ggtt_addr xe_lrc_write_ctx_reg xe_lrc_write_ring xe_managed_bo_create_from_data xe_managed_bo_create_pin_map xe_mmio_read32 xe_pf_begin xe_pm_assert_unbounded_bridge xe_pm_d3cold_allowed_toggle xe_pm_init xe_pm_read_callback_task xe_pm_resume xe_pm_runtime_fini xe_pm_runtime_get xe_pm_runtime_get_if_active xe_pm_runtime_put xe_pm_runtime_resume xe_pm_runtime_suspend xe_pm_set_vram_threshold xe_pm_suspend rfence xe_range_fence_free xe_range_fence_insert xe_range_fence_signal_notify xe_range_fence_tree_augment_rotate xe_range_fence_tree_fini xe_range_fence_tree_first xe_range_fence_tree_init xe_range_fence_tree_iter_next xe_range_fence_tree_next xe_range_fence_tree_remove xe_reg_sr_add xe_reg_sr_apply_mmio xe_reg_sr_apply_whitelist xe_reg_sr_dump xe_reg_sr_init xe_reg_whitelist_dump xe_reg_whitelist_print_entry xe_reg_whitelist_process_engine xe_sched_job_arm xe_sched_job_completed xe_sched_job_create xe_sched_job_destroy xe_sched_job_is_migration xe_sched_job_last_fence_add_dep xe_sched_job_module_exit xe_sched_job_module_init xe_sched_job_push xe_sched_job_set_error xe_sched_job_started xe_ttm_bo_delete_mem_notify xe_ttm_bo_destroy xe_ttm_bo_release_notify xe_ttm_io_mem_pfn xe_ttm_io_mem_reserve xe_ttm_tt_create ttm_dev xe_ttm_tt_destroy xe_ttm_tt_populate xe_ttm_tt_unpopulate xe_tuning_process_engine xe_tuning_process_gt xe_tuning_process_lrc xe_wait_user_fence_ioctl xe_wopcm_init xe_wopcm_size xelpdp_aux_power_well_disable xelpdp_aux_power_well_enable xelpdp_aux_power_well_enabled drm_xe_exec num_syncs syncs num_batch_buffer drm_gpuvm_exec gsc_mkhi_header gsc_get_compatibility_version_in gsc_get_compatibility_version_out proj_major compat_major compat_minor xe_guc_recv_message XE_GUC_RECV_MSG_CRASH_DUMP_POSTED XE_GUC_RECV_MSG_EXCEPTION xe_guc_load_status XE_GUC_LOAD_STATUS_DEFAULT XE_GUC_LOAD_STATUS_START XE_GUC_LOAD_STATUS_ERROR_DEVID_BUILD_MISMATCH XE_GUC_LOAD_STATUS_GUC_PREPROD_BUILD_MISMATCH XE_GUC_LOAD_STATUS_ERROR_DEVID_INVALID_GUCTYPE XE_GUC_LOAD_STATUS_GDT_DONE XE_GUC_LOAD_STATUS_IDT_DONE XE_GUC_LOAD_STATUS_LAPIC_DONE XE_GUC_LOAD_STATUS_GUCINT_DONE XE_GUC_LOAD_STATUS_DPC_READY XE_GUC_LOAD_STATUS_DPC_ERROR XE_GUC_LOAD_STATUS_EXCEPTION XE_GUC_LOAD_STATUS_INIT_DATA_INVALID XE_GUC_LOAD_STATUS_PXP_TEARDOWN_CTRL_ENABLED XE_GUC_LOAD_STATUS_INVALID_INIT_DATA_RANGE_START XE_GUC_LOAD_STATUS_MPU_DATA_INVALID XE_GUC_LOAD_STATUS_INIT_MMIO_SAVE_RESTORE_INVALID XE_GUC_LOAD_STATUS_INVALID_INIT_DATA_RANGE_END XE_GUC_LOAD_STATUS_READY engine_info HAS_GLOBAL_MOCS HAS_LNCF_MOCS xe_mocs_entry control_value l3cc_value xe_mocs_info unused_entries_index pcode_err_decode xe_pt_walk shifts shared_pt_mode xe_pt_walk_ops pt_entry pt_post_descend xe_pt_entry_fn drm_xe_engine drm_xe_query_engines num_engines drm_xe_memory_class DRM_XE_MEM_REGION_CLASS_SYSMEM DRM_XE_MEM_REGION_CLASS_VRAM drm_xe_mem_region mem_class min_page_size cpu_visible_size cpu_visible_used drm_xe_query_mem_regions num_mem_regions mem_regions drm_xe_query_config drm_xe_gt tile_id near_mem_regions far_mem_regions drm_xe_query_gt_list num_gt gt_list drm_xe_query_topology_mask drm_xe_query_engine_cycles engine_cycles cpu_timestamp cpu_delta drm_xe_device_query __ktime_func_t kobj_tile xe_ttm_stolen_mgr drm_gpuva_ops xe_vma_op_map xe_vma_op_remap skip_prev skip_next unmap_done xe_vma_op_prefetch xe_vma_op_flags XE_VMA_OP_FIRST XE_VMA_OP_LAST XE_VMA_OP_COMMITTED XE_VMA_OP_PREV_COMMITTED XE_VMA_OP_NEXT_COMMITTED xe_vma_op drm_xe_vm_create drm_xe_vm_destroy drm_xe_vm_bind_op prefetch_mem_region_instance vector_of_binds drm_xe_vm_bind num_binds mipi_seq_element MIPI_SEQ_ELEM_END MIPI_SEQ_ELEM_SEND_PKT MIPI_SEQ_ELEM_DELAY MIPI_SEQ_ELEM_GPIO MIPI_SEQ_ELEM_I2C MIPI_SEQ_ELEM_SPI MIPI_SEQ_ELEM_PMIC MIPI_SEQ_ELEM_MAX vbt_header vbt_checksum bdb_offset aim_offset bdb_header bdb_size bdb_block_id BDB_GENERAL_FEATURES BDB_GENERAL_DEFINITIONS BDB_OLD_TOGGLE_LIST BDB_MODE_SUPPORT_LIST BDB_GENERIC_MODE_TABLE BDB_EXT_MMIO_REGS BDB_SWF_IO BDB_SWF_MMIO BDB_PSR BDB_MODE_REMOVAL_TABLE BDB_CHILD_DEVICE_TABLE BDB_DRIVER_FEATURES BDB_DRIVER_PERSISTENCE BDB_EXT_TABLE_PTRS BDB_DOT_CLOCK_OVERRIDE BDB_DISPLAY_SELECT BDB_DRIVER_ROTATION BDB_DISPLAY_REMOVE BDB_OEM_CUSTOM BDB_EFP_LIST BDB_SDVO_LVDS_OPTIONS BDB_SDVO_PANEL_DTDS BDB_SDVO_LVDS_PNP_IDS BDB_SDVO_LVDS_POWER_SEQ BDB_TV_OPTIONS BDB_EDP BDB_LVDS_OPTIONS BDB_LVDS_LFP_DATA_PTRS BDB_LVDS_LFP_DATA BDB_LVDS_BACKLIGHT BDB_LFP_POWER BDB_MIPI_CONFIG BDB_MIPI_SEQUENCE BDB_COMPRESSION_PARAMETERS BDB_GENERIC_DTD BDB_SKIP bdb_general_features panel_fitting flexaim clear_screen color_flip download_ext_vbt enable_ssc ssc_freq enable_lfp_on_override disable_ssc_ddt underscan_vga_timings vbios_hotplug_support disable_smooth_vision single_dvi rotate_180 vbios_extended_mode copy_ilfp_dtd_to_sdvo_lvds_dtd panel_best_fit_timing ignore_strap_state legacy_monitor_detect int_efp_support dp_ssc_enable dp_ssc_freq dp_ssc_dongle_supported tc_hpd_retry_timeout afc_startup_config vbt_gmbus_ddi DDC_BUS_DDI_B DDC_BUS_DDI_C DDC_BUS_DDI_D DDC_BUS_DDI_F ICL_DDC_BUS_DDI_A ICL_DDC_BUS_DDI_B TGL_DDC_BUS_DDI_C RKL_DDC_BUS_DDI_D RKL_DDC_BUS_DDI_E ICL_DDC_BUS_PORT_1 ICL_DDC_BUS_PORT_2 ICL_DDC_BUS_PORT_3 ICL_DDC_BUS_PORT_4 TGL_DDC_BUS_PORT_5 TGL_DDC_BUS_PORT_6 ADLS_DDC_BUS_PORT_TC1 ADLS_DDC_BUS_PORT_TC2 ADLS_DDC_BUS_PORT_TC3 ADLS_DDC_BUS_PORT_TC4 ADLP_DDC_BUS_PORT_TC1 ADLP_DDC_BUS_PORT_TC2 ADLP_DDC_BUS_PORT_TC3 ADLP_DDC_BUS_PORT_TC4 i2c_speed dp_onboard_redriver_preemph dp_onboard_redriver_vswing dp_onboard_redriver_present dp_ondock_redriver_preemph dp_ondock_redriver_vswing dp_ondock_redriver_present hdmi_level_shifter_value hdmi_max_data_rate dtd_buf_ptr edidless_efp compression_method_cps ganged_edp lttpr_non_transparent disable_compression_for_ext_disp compression_structure_index hdmi_max_frl_rate hdmi_max_frl_rate_valid dvo2_port i2c2_pin slave2_addr ddc2_pin efp_routed iboost hpd_invert use_vbt_vswing dp_max_lane_count hdmi_support dp_support tmds_support support_reserved aux_channel dongle_detect dvo2_wiring mipi_bridge_type child_device_config addin_offset edid_ptr dvo_cfg pipe_cap sdvo_stall hpd_status integrated_encoder capabilities_reserved extended_type dvo_function dp_usb_type_c tbt flags2_reserved dp_port_trace_length dp_gpio_index dp_gpio_pin_num dp_iboost_level hdmi_iboost_level dp_max_link_rate dp_max_link_rate_reserved bdb_general_definitions crt_ddc_gmbus_pin dpms_non_acpi skip_boot_crt_detect dpms_aim boot_display child_dev_size psr_table require_aux_to_wakeup feature_bits_rsvd lines_to_wait wait_times_rsvd tp1_wakeup_time tp2_tp3_wakeup_time bdb_psr psr2_tp2_tp3_wakeup_time bdb_driver_features boot_dev_algorithm allow_display_switch_dvd allow_display_switch_dos hotplug_dvo dual_view_zoom int15h_hook sprite_in_clone primary_lfp_id boot_mode_x boot_mode_y boot_mode_bpp boot_mode_refresh enable_lfp_primary selective_mode_pruning dual_frequency render_clock_freq nt_clone_support power_scheme_ui sprite_display_assign cui_aspect_scaling preserve_aspect_ratio sdvo_device_power_down crt_hotplug lvds_config tv_hotplug hdmi_config static_display embedded_platform display_subsystem_enable legacy_crt_max_x legacy_crt_max_y legacy_crt_max_refresh hdmi_termination cea861d_hdmi_support self_refresh_enable custom_vbt_version rmpm_enabled s2ddt_enabled dpst_enabled bltclt_enabled adb_enabled drrs_enabled grs_enabled gpmt_enabled tbt_enabled psr_enabled dpfs_enabled dmrrs_enabled adt_enabled hpd_wake pc_feature_valid bdb_sdvo_lvds_options panel_backlight h40_set_panel_type ssc_clk_freq als_low_trip als_high_trip sclalarcoeff_tab_row_num sclalarcoeff_tab_row_size coefficient panel_misc_bits_1 panel_misc_bits_2 panel_misc_bits_3 panel_misc_bits_4 lvds_dvo_timing hblank_hi hactive_hi vblank_hi vactive_hi hsync_off_lo vsync_pulse_width_lo vsync_off_lo vsync_pulse_width_hi vsync_off_hi hsync_pulse_width_hi hsync_off_hi himage_lo vimage_lo vimage_hi himage_hi h_border v_border digital vsync_positive hsync_positive non_interlaced bdb_sdvo_panel_dtds dtds edp_fast_link_params edp_pwm_delays pwm_on_to_backlight_enable backlight_disable_to_pwm_off edp_full_link_params edp_apical_params panel_oui dpcd_base_address dpcd_idridix_control_0 dpcd_option_select dpcd_backlight ambient_light bdb_edp power_seqs color_depth fast_link_params sdrrs_msa_timing_delay edp_s3d_feature edp_t3_optimization edp_vswing_preemph fast_link_training dpcd_600h_write_required pwm_delays full_link_params_provided full_link_params apical_enable apical_params edp_fast_link_training_rate edp_max_port_link_rate bdb_lvds_options panel_type2 pfit_mode pfit_text_mode_enhanced pfit_gfx_mode_enhanced pfit_ratio_auto pixel_dither lvds_edid lvds_panel_channel_bits ssc_bits ssc_ddt panel_color_depth dps_panel_type_bits blt_control_type_bits lcdvcc_s0_enable lvds_lfp_data_ptr_table lvds_lfp_data_ptr fp_timing dvo_timing panel_pnp_id bdb_lvds_lfp_data_ptrs lvds_entries panel_name lvds_fp_timing lvds_reg lvds_reg_val pp_on_reg pp_on_reg_val pp_off_reg pp_off_reg_val pp_cycle_reg pp_cycle_reg_val pfit_reg pfit_reg_val lvds_pnp_id mfg_name product_code lvds_lfp_data_entry bdb_lvds_lfp_data lvds_lfp_panel_name lvds_lfp_black_border bdb_lvds_lfp_data_tail scaling_enable pixel_overlap_count black_border dual_lfp_port_sync_enable gpu_dithering_for_banding_artifacts lfp_backlight_data_entry obsolete1 obsolete2 obsolete3 lfp_backlight_control_method lfp_brightness_level bdb_lfp_backlight_data backlight_control brightness_level brightness_min_level lfp_power_features power_conservation_pref lace_enabled_status lace_support als_enable als_data_entry backlight_adjust lux aggressiveness_profile_entry dpst_aggressiveness lace_aggressiveness aggressiveness_profile2_entry opst_aggressiveness elp_aggressiveness bdb_lfp_power als lace_aggressiveness_profile dpst adt dmrrs adb aggressiveness vrr_feature_enabled elp opst aggressiveness2 bdb_mipi_config pmic_i2c_bus_number bdb_mipi_sequence dsc_compression_parameters_entry rc_buffer_block_size rc_buffer_size slices_per_line line_buffer_depth block_prediction_enable support_8bpc support_10bpc support_12bpc bdb_compression_parameters generic_dtd_entry rsvd_flags vsync_positive_polarity hsync_positive_polarity bdb_generic_dtd gdtd_size dtd bdb_block_entry section_id PANEL_TYPE_OPREGION PANEL_TYPE_VBT PANEL_TYPE_PNPID PANEL_TYPE_FALLBACK get_panel_type PROCMON_0_85V_DOT_0 PROCMON_0_95V_DOT_0 PROCMON_0_95V_DOT_1 PROCMON_1_05V_DOT_0 PROCMON_1_05V_DOT_1 icl_procmon dw9 dw10 drm_i915_get_pipe_from_crtc_id trace_event_raw_intel_pipe_enable trace_event_raw_intel_pipe_disable trace_event_raw_intel_pipe_crc trace_event_raw_intel_cpu_fifo_underrun trace_event_raw_intel_pch_fifo_underrun trace_event_raw_intel_memory_cxsr trace_event_raw_g4x_wm sr_plane sr_cursor sr_fbc hpll_plane hpll_cursor hpll_fbc trace_event_raw_vlv_wm sprite0 sprite1 trace_event_raw_vlv_fifo_size sprite0_start sprite1_start trace_event_raw_intel_plane_update_noarm trace_event_raw_intel_plane_update_arm trace_event_raw_intel_plane_disable_arm trace_event_raw_intel_fbc_activate trace_event_raw_intel_fbc_deactivate trace_event_raw_intel_fbc_nuke trace_event_raw_intel_crtc_vblank_work_start trace_event_raw_intel_crtc_vblank_work_end trace_event_raw_intel_pipe_update_start trace_event_raw_intel_pipe_update_vblank_evaded trace_event_raw_intel_pipe_update_end trace_event_raw_intel_frontbuffer_invalidate trace_event_raw_intel_frontbuffer_flush trace_event_data_offsets_intel_pipe_enable trace_event_data_offsets_intel_pipe_disable trace_event_data_offsets_intel_pipe_crc trace_event_data_offsets_intel_cpu_fifo_underrun trace_event_data_offsets_intel_pch_fifo_underrun trace_event_data_offsets_intel_memory_cxsr trace_event_data_offsets_g4x_wm trace_event_data_offsets_vlv_wm trace_event_data_offsets_vlv_fifo_size trace_event_data_offsets_intel_plane_update_noarm trace_event_data_offsets_intel_plane_update_arm trace_event_data_offsets_intel_plane_disable_arm trace_event_data_offsets_intel_fbc_activate trace_event_data_offsets_intel_fbc_deactivate trace_event_data_offsets_intel_fbc_nuke trace_event_data_offsets_intel_crtc_vblank_work_start trace_event_data_offsets_intel_crtc_vblank_work_end trace_event_data_offsets_intel_pipe_update_start trace_event_data_offsets_intel_pipe_update_vblank_evaded trace_event_data_offsets_intel_pipe_update_end trace_event_data_offsets_intel_frontbuffer_invalidate trace_event_data_offsets_intel_frontbuffer_flush btf_trace_intel_pipe_enable btf_trace_intel_pipe_disable btf_trace_intel_pipe_crc btf_trace_intel_cpu_fifo_underrun btf_trace_intel_pch_fifo_underrun btf_trace_intel_memory_cxsr btf_trace_g4x_wm btf_trace_vlv_wm btf_trace_vlv_fifo_size btf_trace_intel_plane_update_noarm btf_trace_intel_plane_update_arm btf_trace_intel_plane_disable_arm btf_trace_intel_fbc_activate btf_trace_intel_fbc_deactivate btf_trace_intel_fbc_nuke btf_trace_intel_crtc_vblank_work_start btf_trace_intel_crtc_vblank_work_end btf_trace_intel_pipe_update_start btf_trace_intel_pipe_update_vblank_evaded btf_trace_intel_pipe_update_end btf_trace_intel_frontbuffer_invalidate btf_trace_intel_frontbuffer_flush intel_dp_aux_backlight_modparam INTEL_DP_AUX_BACKLIGHT_AUTO INTEL_DP_AUX_BACKLIGHT_OFF INTEL_DP_AUX_BACKLIGHT_ON INTEL_DP_AUX_BACKLIGHT_FORCE_VESA INTEL_DP_AUX_BACKLIGHT_FORCE_INTEL crtc_compute_clock crtc_get_shared_dpll dot_limit p2_slow p2_fast intel_limit compressed_fb compressed_llb flip_pending underrun_detected underrun_work i915_stolen_fb intel_fbc_funcs is_compressing nuke program_cfb set_false_color intel_fbc_state cfb_stride cfb_size fence_y_offset override_cfb_stride fence_id pps_check pps_registers pp_ctrl pp_stat pp_on pp_off pp_div bios_ver vbios_ver driver_ver mboxes driver_model pcon dver drdy csts cevt didl cpdl cadl nadl aslp tidx chpd cdck sxsw cnot nrdy did2 cpd2 scic dslp ardy aslc tche alsi bclp pfit cblv bclm cpfm epfm plut pfmb cddv pcft srot iuer fdss fdsp rvds phed bddc pci_power_state __bpf_trace_g4x_wm __bpf_trace_intel_cpu_fifo_underrun __bpf_trace_intel_crtc_vblank_work_end __bpf_trace_intel_crtc_vblank_work_start __bpf_trace_intel_fbc_activate __bpf_trace_intel_fbc_deactivate __bpf_trace_intel_fbc_nuke __bpf_trace_intel_frontbuffer_flush __bpf_trace_intel_frontbuffer_invalidate __bpf_trace_intel_memory_cxsr pch_transcoder __bpf_trace_intel_pch_fifo_underrun __bpf_trace_intel_pipe_crc __bpf_trace_intel_pipe_disable __bpf_trace_intel_pipe_enable scanline_end __bpf_trace_intel_pipe_update_end __bpf_trace_intel_pipe_update_start __bpf_trace_intel_pipe_update_vblank_evaded __bpf_trace_intel_plane_disable_arm __bpf_trace_intel_plane_update_arm __bpf_trace_intel_plane_update_noarm __bpf_trace_vlv_fifo_size __bpf_trace_vlv_wm __emit_job_gen12_render_compute __emit_job_gen12_simple __emit_job_gen12_video __intel_fbc_cleanup_cfb __intel_fbc_disable __intel_fbc_enable __intel_get_crtc_scanline __lmtt_alloc_range data0 return_data __pcode_mailbox_rw __probestub_g4x_wm __probestub_intel_cpu_fifo_underrun __probestub_intel_crtc_vblank_work_end __probestub_intel_crtc_vblank_work_start __probestub_intel_fbc_activate __probestub_intel_fbc_deactivate __probestub_intel_fbc_nuke __probestub_intel_frontbuffer_flush __probestub_intel_frontbuffer_invalidate __probestub_intel_memory_cxsr __probestub_intel_pch_fifo_underrun __probestub_intel_pipe_crc __probestub_intel_pipe_disable __probestub_intel_pipe_enable __probestub_intel_pipe_update_end __probestub_intel_pipe_update_start __probestub_intel_pipe_update_vblank_evaded __probestub_intel_plane_disable_arm __probestub_intel_plane_update_arm __probestub_intel_plane_update_noarm __probestub_vlv_fifo_size __probestub_vlv_wm __traceiter_g4x_wm __traceiter_intel_cpu_fifo_underrun __traceiter_intel_crtc_vblank_work_end __traceiter_intel_crtc_vblank_work_start __traceiter_intel_fbc_activate __traceiter_intel_fbc_deactivate __traceiter_intel_fbc_nuke __traceiter_intel_frontbuffer_flush __traceiter_intel_frontbuffer_invalidate __traceiter_intel_memory_cxsr __traceiter_intel_pch_fifo_underrun __traceiter_intel_pipe_crc __traceiter_intel_pipe_disable __traceiter_intel_pipe_enable __traceiter_intel_pipe_update_end __traceiter_intel_pipe_update_start __traceiter_intel_pipe_update_vblank_evaded __traceiter_intel_plane_disable_arm __traceiter_intel_plane_update_arm __traceiter_intel_plane_update_noarm __traceiter_vlv_fifo_size __traceiter_vlv_wm __xe_drm_client_free __xe_gt_apply_ccs_mode __xe_guc_upload __xe_vm_userptr_needs_repin __xe_vma_op_execute _intel_modeset_lock_begin _intel_modeset_lock_end _intel_modeset_lock_loop _vlv_enable_pll afe_clk assert_plane assert_pll assert_pll_disabled assert_pll_enabled assert_port_valid assert_pps_unlocked assert_transcoder bdw_disable_pipe_irq _crtc bdw_disable_vblank bdw_enable_pipe_irq bdw_enable_vblank bdw_get_pipe_misc_bpp bdw_set_pipe_misc bdw_update_pipe_irq bdw_update_port_irq bo_meminfo best_clock bxt_find_best_dpll ccs_mode_show ccs_mode_store check_digital_port_conflicts expected_val check_phy_reg chv_calc_dpll_params chv_compute_dpll chv_crtc_clock_get chv_disable_pll chv_enable_pll slave_crtc copy_bigjoiner_crtc_state_modeset copy_bigjoiner_crtc_state_nomodeset mask_size copy_mask pch_iir cpt_irq_handler detect_bar2_integrated devcoredump_snapshot dg1_de_irq_postinstall dg1_intr_disable dg1_irq_handler dg2_crtc_compute_clock crc0 crc1 crc2 crc3 crc4 display_pipe_crc_irq_handler do_trace_event_raw_event_g4x_wm do_trace_event_raw_event_intel_cpu_fifo_underrun do_trace_event_raw_event_intel_crtc_vblank_work_end do_trace_event_raw_event_intel_crtc_vblank_work_start do_trace_event_raw_event_intel_fbc_activate do_trace_event_raw_event_intel_fbc_deactivate do_trace_event_raw_event_intel_fbc_nuke do_trace_event_raw_event_intel_frontbuffer_flush do_trace_event_raw_event_intel_frontbuffer_invalidate do_trace_event_raw_event_intel_memory_cxsr do_trace_event_raw_event_intel_pch_fifo_underrun do_trace_event_raw_event_intel_pipe_crc do_trace_event_raw_event_intel_pipe_disable do_trace_event_raw_event_intel_pipe_enable do_trace_event_raw_event_intel_pipe_update_end do_trace_event_raw_event_intel_pipe_update_start do_trace_event_raw_event_intel_pipe_update_vblank_evaded do_trace_event_raw_event_intel_plane_disable_arm do_trace_event_raw_event_intel_plane_update_arm do_trace_event_raw_event_intel_plane_update_noarm do_trace_event_raw_event_vlv_fifo_size do_trace_event_raw_event_vlv_wm dsi_program_swing_and_deemphasis dump_pnp_id edp_have_panel_power edp_have_panel_vdd edp_panel_vdd_schedule_off __work edp_panel_vdd_work emit_gsc_upload emit_job_gen12_copy emit_job_gen12_gsc emit_job_gen12_render_compute emit_job_gen12_video emit_migration_job_gen12 emit_store_imm_ppgtt_posted master_pipes slave_pipes enabled_bigjoiner_pipes encoders_cloneable use_fallback fallback_get_panel_type panel_fixed_mode fill_detail_timing_data _bdb find_raw_section fini_lmtt forcewake_open forcewake_release free_resources match_clock g4x_find_best_dpll g4x_get_vblank_counter gen11_de_irq_postinstall gen11_display_irq_handler gen11_display_irq_reset gen11_dsi_compute_config gen11_dsi_config_phy_lanes_sequence gen11_dsi_config_util_pin gen11_dsi_configure_transcoder gen11_dsi_deconfigure_trancoder gen11_dsi_disable gen11_dsi_disable_port gen11_dsi_dsc_compute_config gen11_dsi_enable gen11_dsi_encoder_destroy gen11_dsi_gate_clocks gen11_dsi_get_config gen11_dsi_get_hw_state gen11_dsi_get_power_domains gen11_dsi_host_attach gen11_dsi_host_detach gen11_dsi_host_transfer gen11_dsi_initial_fastset_check gen11_dsi_is_clock_enabled gen11_dsi_map_pll gen11_dsi_mode_valid gen11_dsi_post_disable gen11_dsi_pre_enable gen11_dsi_pre_pll_enable gen11_dsi_program_esc_clk_div gen11_dsi_set_transcoder_timings gen11_dsi_setup_dphy_timings gen11_dsi_setup_timings gen11_dsi_sync_state te_trigger gen11_dsi_te_interrupt_handler gen11_dsi_voltage_swing_program_seq gen11_gu_misc_irq_ack gen11_gu_misc_irq_handler gen8_de_irq_handler gen8_de_irq_postinstall gen8_de_misc_irq_handler gen8_de_pipe_underrun_mask gen8_display_irq_reset gen8_irq_power_well_post_enable gen8_irq_power_well_pre_disable bdb generate_lfp_data_ptrs get_bigjoiner_master_pipe get_crtc_power_domains get_dsi_io_power_domains get_mocs_settings get_wopcm_size gsc_upload gsc_work gt_idle_sysfs_fini intr_dw gt_irq_handler gt_irq_reset gt_sysfs_fini guc_ctl_wa_flags guc_fini guc_wait_ucode guc_xfer_rsa hsw_configure_cpu_transcoder hsw_crtc_compute_clock hsw_crtc_disable hsw_crtc_enable hsw_crtc_get_shared_dpll hsw_enabled_transcoders hsw_get_pipe_config power_domain_set hsw_get_transcoder_state hsw_pipe_crc_irq_handler hsw_set_linetime_wm hw_engine_fini hw_engine_init_early hw_engine_setup_default_state i830_disable_pipe i830_enable_pipe i8xx_crtc_compute_clock i8xx_disable_vblank i8xx_enable_vblank i8xx_fbc_activate i8xx_fbc_deactivate i8xx_fbc_is_active i8xx_fbc_is_compressing i8xx_fbc_nuke i8xx_fbc_program_cfb pipe_stats i8xx_pipestat_irq_handler i915_disable_pipestat i915_enable_asle_pipestat i915_enable_pipestat i915_gem_object_read_from_page vpos hpos etime i915_get_crtc_scanoutpos i915_get_vblank_counter i915_pipestat_enable_mask i915_pipestat_irq_handler i915_vtd_active i915gm_disable_vblank i915gm_enable_vblank i965_disable_vblank i965_enable_vblank i965_fbc_nuke i965_pipestat_irq_handler i9xx_calc_dpll_params i9xx_check_cursor reduced_clock i9xx_compute_dpll i9xx_crtc_clock_get i9xx_crtc_compute_clock i9xx_crtc_disable i9xx_crtc_enable i9xx_cursor_disable_arm i9xx_cursor_disable_sel_fetch_arm i9xx_cursor_get_hw_state i9xx_cursor_max_stride i9xx_cursor_update_arm i9xx_disable_pll i9xx_dpll_compute_fp i9xx_enable_pll i9xx_find_best_dpll plane_config i9xx_get_initial_plane_config i9xx_get_pipe_config i9xx_pfit_enable i9xx_pipe_crc_irq_handler i9xx_pipestat_irq_ack i9xx_pipestat_irq_reset i9xx_set_pipeconf ibx_disable_display_interrupt ibx_display_interrupt_update ibx_enable_display_interrupt ibx_irq_handler ibx_irq_postinstall icl_check_nv12_planes icl_combo_phy_enabled icl_combo_phy_verify_state icl_combo_phys_init icl_combo_phys_uninit icl_dphy_param_init icl_dsi_frame_update icl_dsi_init icl_get_procmon_ref_values icl_set_pipe_chicken icl_set_procmon_ref_values icl_verify_procmon_ref_values idle_residency_ms_show idle_status_show ilk_compute_dpll ilk_crtc_compute_clock ilk_crtc_disable ilk_crtc_enable ilk_crtc_get_shared_dpll ilk_de_irq_postinstall ilk_disable_display_irq ilk_disable_vblank de_iir ilk_display_irq_handler ilk_enable_display_irq ilk_enable_vblank ilk_fbc_activate ilk_fbc_deactivate ilk_fbc_is_active ilk_fbc_is_compressing ilk_fbc_program_cfb target_clock ilk_get_lanes_required ilk_get_pfit_config ilk_get_pipe_config ilk_get_pp_control ilk_pfit_disable ilk_pfit_enable ilk_set_pipeconf ilk_update_display_irq init_bdb_block init_vbt_missing_defaults initial_plane_bo intel_add_fb_offsets intel_async_flip_check_hw intel_async_flip_check_uapi intel_async_flip_vtd_wa intel_atomic_add_affected_planes intel_atomic_check master_crtc intel_atomic_check_bigjoiner failed_pipe intel_atomic_check_config intel_atomic_check_planes intel_atomic_cleanup_work intel_atomic_clear_global_state intel_atomic_commit intel_atomic_commit_tail intel_atomic_commit_work intel_atomic_get_global_obj_state intel_atomic_get_new_global_obj_state intel_atomic_get_old_global_obj_state intel_atomic_global_obj_cleanup intel_atomic_global_obj_init intel_atomic_global_state_is_serialized obj_state intel_atomic_lock_global_state intel_atomic_serialize_global_state intel_atomic_swap_global_state intel_aux_power_domain intel_bigjoiner_add_affected_crtcs intel_bigjoiner_adjust_pipe_src intel_bigjoiner_get_config intel_bigjoiner_num_pipes intel_bios_dp_aux_ch intel_bios_dp_boost_level intel_bios_dp_has_shared_aux_ch intel_bios_dp_max_lane_count intel_bios_dp_max_link_rate intel_bios_driver_remove intel_bios_encoder_data_lookup intel_bios_encoder_hpd_invert intel_bios_encoder_is_lspcon intel_bios_encoder_lane_reversal intel_bios_encoder_port intel_bios_encoder_supports_dp intel_bios_encoder_supports_dp_dual_mode intel_bios_encoder_supports_dsi intel_bios_encoder_supports_dvi intel_bios_encoder_supports_edp intel_bios_encoder_supports_hdmi intel_bios_encoder_supports_tbt intel_bios_encoder_supports_typec_usb intel_bios_fini_panel intel_bios_for_each_encoder dsc_max_bpc intel_bios_get_dsc_params intel_bios_hdmi_boost_level intel_bios_hdmi_ddc_pin intel_bios_hdmi_level_shift intel_bios_hdmi_max_tmds_clock intel_bios_init intel_bios_init_panel intel_bios_init_panel_early intel_bios_init_panel_late intel_bios_is_dsi_present intel_bios_is_lvds_present intel_bios_is_port_present intel_bios_is_tv_present intel_bios_is_valid_vbt intel_calc_active_pipes intel_combo_phy_init is_dsi intel_combo_phy_power_up_lanes intel_combo_phy_uninit intel_commit_modeset_disables intel_commit_modeset_enables intel_compare_infoframe intel_cpu_transcoder_get_m1_n1 intel_cpu_transcoder_get_m2_n2 intel_cpu_transcoder_has_m2_n2 intel_cpu_transcoder_mode_valid intel_cpu_transcoder_set_m1_n1 intel_cpu_transcoder_set_m2_n2 transcoders intel_cpu_transcoders_need_modeset intel_crtc_add_planes_to_state intel_crtc_arm_fifo_underrun intel_crtc_atomic_check intel_crtc_bigjoiner_slave_pipes intel_crtc_compute_config intel_crtc_compute_pixel_rate intel_crtc_copy_uapi_to_hw_state_modeset intel_crtc_copy_uapi_to_hw_state_nomodeset intel_crtc_dotclock intel_crtc_get_pipe_config intel_crtc_get_vblank_timestamp intel_crtc_initial_plane_config intel_crtc_is_bigjoiner_master intel_crtc_is_bigjoiner_slave intel_crtc_prepare_cleared_state intel_crtc_readout_derived_state intel_crtc_scanline_to_hw intel_crtc_scanlines_since_frame_timestamp vrr_enable intel_crtc_update_active_timings _plane intel_cursor_format_mod_supported intel_cursor_plane_create intel_disable_transcoder intel_display_irq_init link_freq intel_dotclock_calculate intel_dp_aux_hdr_disable_backlight intel_dp_aux_hdr_enable_backlight intel_dp_aux_hdr_get_backlight intel_dp_aux_hdr_set_backlight intel_dp_aux_hdr_setup_backlight intel_dp_aux_init_backlight_funcs intel_dp_aux_vesa_disable_backlight intel_dp_aux_vesa_enable_backlight intel_dp_aux_vesa_get_backlight intel_dp_aux_vesa_set_backlight intel_dp_aux_vesa_setup_backlight intel_dpll_crtc_compute_clock intel_dpll_crtc_get_shared_dpll intel_dpll_init_clock_hook intel_dsi_bitrate intel_dsi_get_modes intel_dsi_get_panel_orientation intel_dsi_host_init intel_dsi_mode_valid intel_dsi_shutdown intel_dsi_tlpx_ns intel_dsi_wait_panel_power_cycle intel_enable_crtc intel_enable_transcoder intel_encoder_current_mode intel_encoder_destroy intel_encoder_get_config intel_encoder_is_combo intel_encoder_is_snps intel_encoder_is_tc intel_encoder_to_phy intel_encoder_to_tc intel_encoders_disable intel_encoders_enable intel_encoders_post_disable intel_encoders_post_pll_disable intel_encoders_pre_enable intel_encoders_pre_pll_enable intel_fb_xy_to_linear intel_fbc_activate intel_fbc_add_plane intel_fbc_alloc_cfb intel_fbc_atomic_check intel_fbc_can_flip_nuke intel_fbc_cfb_stride intel_fbc_check_plane intel_fbc_cleanup intel_fbc_crtc_debugfs_add intel_fbc_debugfs_false_color_fops_open intel_fbc_debugfs_false_color_get intel_fbc_debugfs_false_color_set intel_fbc_debugfs_register intel_fbc_debugfs_status_open intel_fbc_debugfs_status_show intel_fbc_disable intel_fbc_flush intel_fbc_handle_fifo_underrun_irq intel_fbc_hw_deactivate intel_fbc_init intel_fbc_invalidate intel_fbc_is_ok intel_fbc_nuke intel_fbc_override_cfb_stride intel_fbc_post_update intel_fbc_pre_update intel_fbc_reset_underrun intel_fbc_sanitize intel_fbc_underrun_work_fn intel_fbc_update intel_fbc_update_state intel_find_initial_plane_obj clock1 clock2 intel_fuzzy_clock_check intel_get_crtc_new_encoder intel_get_crtc_scanline data_m_reg data_n_reg link_m_reg link_n_reg intel_get_m_n intel_get_pipe_from_crtc_id_ioctl intel_has_pending_fb_unpin intel_hpd_poll_fini intel_hti_dpll_mask intel_hti_init intel_hti_uses_phy intel_init_display_hooks intel_initial_commit intel_legacy_cursor_update bits_per_pixel_x16 nlanes intel_link_compute_m_n intel_load_vbt_firmware intel_master_crtc intel_mode_valid intel_mode_valid_max_plane_size intel_modeset_all_pipes_late old_domains intel_modeset_get_crtc_power_domains intel_modeset_pipe intel_modeset_pipe_config intel_modeset_pipes_in_mask_early intel_modeset_put_crtc_power_domains intel_no_opregion_vbt_callback intel_old_crtc_state_disables intel_opregion_asle_intr intel_opregion_cleanup intel_opregion_get_edid intel_opregion_get_panel_type intel_opregion_headless_sku intel_opregion_notify_adapter intel_opregion_notify_encoder intel_opregion_register intel_opregion_resume intel_opregion_setup intel_opregion_suspend intel_opregion_unregister intel_opregion_video_event intel_panel_sanitize_ssc intel_phy_is_combo intel_phy_is_snps intel_phy_is_tc fastset intel_pipe_config_compare intel_pipe_fastset intel_plane_destroy intel_plane_disable_noatomic intel_plane_fb_max_stride intel_plane_fence_y_offset intel_plane_fixup_bitmasks intel_plane_uses_fence intel_pll_is_valid intel_port_to_phy intel_port_to_tc intel_post_plane_update intel_pps_backlight_off intel_pps_backlight_on intel_pps_backlight_power intel_pps_check_power_unlocked intel_pps_encoder_reset intel_pps_get_registers intel_pps_have_panel_power_or_vdd intel_pps_init intel_pps_init_late intel_pps_lock intel_pps_off intel_pps_off_unlocked intel_pps_on intel_pps_on_unlocked intel_pps_readout_hw_state intel_pps_reset_all intel_pps_setup intel_pps_unlock intel_pps_unlock_regs_wa intel_pps_vdd_off_sync intel_pps_vdd_off_sync_unlocked intel_pps_vdd_off_unlocked intel_pps_vdd_on intel_pps_vdd_on_unlocked intel_pps_wait_power_cycle intel_pre_plane_update intel_pre_update_crtc rem_info intel_remapped_info_size rot_info intel_rotation_info_size intel_scanout_needs_vtd_wa intel_set_m_n intel_set_pipe_src_size intel_set_plane_visible intel_set_transcoder_timings intel_setup_outputs intel_spi_read intel_splitter_adjust_timings intel_update_crtc intel_update_czclk intel_use_opregion_panel_type_callback intel_vga_disable intel_vga_redisable intel_vga_redisable_power_on intel_vga_register intel_vga_reset_io_mem intel_vga_unregister intel_vrr_check_modeset intel_vrr_compute_config intel_vrr_disable intel_vrr_enable intel_vrr_get_config intel_vrr_is_capable intel_vrr_is_in_range intel_vrr_is_push_sent intel_vrr_send_push intel_vrr_set_transcoder_timings intel_vrr_vmax_vblank_start intel_vrr_vmin_vblank_start intel_wait_for_pipe_scanline_moving intel_wait_for_pipe_scanline_stopped intel_zero_m_n irq_uninstall is_trans_port_sync_master is_trans_port_sync_mode ivb_display_irq_handler ivb_fbc_activate ivb_fbc_is_compressing ivb_fbc_set_false_color ktime_get_ns ktime_get_raw_ns lmtt_destroy_pt lmtt_insert_bo lmtt_pt_alloc lmtt_pt_free lmtt_write_pte memcpy_fw mtl_crtc_compute_clock name_show num_cslices_show op_execute opregion_get_panel_type oprom_get_vbt parse_compression_parameters parse_edp parse_general_definitions parse_generic_dtd parse_lfp_backlight parse_lfp_data parse_mipi_config parse_mipi_sequence parse_psr parse_sdvo_device_mapping parse_sdvo_panel_data reply_mask pcode_try_request perf_trace_g4x_wm perf_trace_intel_cpu_fifo_underrun perf_trace_intel_crtc_vblank_work_end perf_trace_intel_crtc_vblank_work_start perf_trace_intel_fbc_activate perf_trace_intel_fbc_deactivate perf_trace_intel_fbc_nuke perf_trace_intel_frontbuffer_flush perf_trace_intel_frontbuffer_invalidate perf_trace_intel_memory_cxsr perf_trace_intel_pch_fifo_underrun perf_trace_intel_pipe_crc perf_trace_intel_pipe_disable perf_trace_intel_pipe_enable perf_trace_intel_pipe_update_end perf_trace_intel_pipe_update_start perf_trace_intel_pipe_update_vblank_evaded perf_trace_intel_plane_disable_arm perf_trace_intel_plane_update_arm perf_trace_intel_plane_update_noarm perf_trace_vlv_fifo_size perf_trace_vlv_wm pipe_config_infoframe_mismatch pipe_config_mismatch pnpid_get_panel_type pps_init_delays force_disable_vdd pps_init_registers pps_initial_setup pps_vdd_init preempt_fences_waiting preempt_rebind_work_func print_ddi_port pte_encode_pat_index query_compatibility_version query_config query_engine_cycles query_engines query_gt_list query_gt_topology query_hwconfig query_mem_regions show_meminfo skl_commit_modeset_enables snb_fbc_activate snb_fbc_nuke spi_oprom_get_vbt parm_out tile_sysfs_fini trace_event_get_offsets_intel_fbc_activate trace_event_get_offsets_intel_fbc_deactivate trace_event_get_offsets_intel_fbc_nuke trace_event_get_offsets_intel_plane_disable_arm trace_event_get_offsets_intel_plane_update_arm trace_event_get_offsets_intel_plane_update_noarm trace_event_raw_event_g4x_wm trace_event_raw_event_intel_cpu_fifo_underrun trace_event_raw_event_intel_crtc_vblank_work_end trace_event_raw_event_intel_crtc_vblank_work_start trace_event_raw_event_intel_fbc_activate trace_event_raw_event_intel_fbc_deactivate trace_event_raw_event_intel_fbc_nuke trace_event_raw_event_intel_frontbuffer_flush trace_event_raw_event_intel_frontbuffer_invalidate trace_event_raw_event_intel_memory_cxsr trace_event_raw_event_intel_pch_fifo_underrun trace_event_raw_event_intel_pipe_crc trace_event_raw_event_intel_pipe_disable trace_event_raw_event_intel_pipe_enable trace_event_raw_event_intel_pipe_update_end trace_event_raw_event_intel_pipe_update_start trace_event_raw_event_intel_pipe_update_vblank_evaded trace_event_raw_event_intel_plane_disable_arm trace_event_raw_event_intel_plane_update_arm trace_event_raw_event_intel_plane_update_noarm trace_event_raw_event_vlv_fifo_size trace_event_raw_event_vlv_wm trace_raw_output_g4x_wm trace_raw_output_intel_cpu_fifo_underrun trace_raw_output_intel_crtc_vblank_work_end trace_raw_output_intel_crtc_vblank_work_start trace_raw_output_intel_fbc_activate trace_raw_output_intel_fbc_deactivate trace_raw_output_intel_fbc_nuke trace_raw_output_intel_frontbuffer_flush trace_raw_output_intel_frontbuffer_invalidate trace_raw_output_intel_memory_cxsr trace_raw_output_intel_pch_fifo_underrun trace_raw_output_intel_pipe_crc trace_raw_output_intel_pipe_disable trace_raw_output_intel_pipe_enable trace_raw_output_intel_pipe_update_end trace_raw_output_intel_pipe_update_start trace_raw_output_intel_pipe_update_vblank_evaded trace_raw_output_intel_plane_disable_arm trace_raw_output_intel_plane_update_arm trace_raw_output_intel_plane_update_noarm trace_raw_output_vlv_fifo_size trace_raw_output_vlv_wm transcoder_ddi_func_is_enabled validate_lfp_data_ptrs valleyview_disable_display_irqs valleyview_enable_display_irqs valleyview_pipestat_irq_handler vbt_get_panel_type vlv_compute_dpll vlv_crtc_clock_get vlv_detach_power_sequencer vlv_disable_pll vlv_display_irq_postinstall vlv_display_irq_reset vlv_enable_pll vlv_force_pll_off vlv_force_pll_on ref_freq vlv_get_cck_clock vlv_get_cck_clock_hpll vlv_get_hpll_vco vlv_pps_init expected_mask vlv_wait_port_ready bind_ops vm_bind_ioctl_check_args ops_list vm_bind_ioctl_ops_execute vm_bind_ioctl_ops_parse num_ops_list vm_bind_ioctl_ops_unwind vm_destroy_work_func vma_destroy_cb vma_destroy_work_func mni vma_userptr_invalidate vram_d3cold_threshold_show vram_d3cold_threshold_store vrr_enabling wait_for_cmds_dispatched_to_panel dsi_trans hdr_credit wait_for_header_credits payld_credit wait_for_payload_credits wait_panel_power_cycle wait_panel_status xe_analyze_vm xe_debugfs_register xe_devcoredump_free xe_devcoredump_read xe_device_sysfs_fini xe_device_sysfs_init xe_drm_client_add_bo xe_drm_client_alloc xe_drm_client_fdinfo xe_drm_client_remove_bo vm_exec xe_exec_fn xe_exec_ioctl xe_force_wake_get xe_force_wake_init_engines xe_force_wake_init_gt xe_force_wake_put xe_gpuvm_validate xe_gsc_init xe_gsc_init_post_hwconfig xe_gsc_load_start xe_gsc_wa_14015076503 xe_gsc_wait_for_worker_completion xe_gt_apply_ccs_mode xe_gt_ccs_mode_sysfs_fini xe_gt_ccs_mode_sysfs_init xe_gt_idle_disable_c6 xe_gt_idle_enable_c6 xe_gt_idle_sysfs_init xe_gt_sysfs_init xe_gt_sysfs_kobj_release rsa_addr xe_guc_auth_huc xe_guc_enable_communication xe_guc_hwconfig_copy xe_guc_hwconfig_init xe_guc_hwconfig_size xe_guc_in_reset xe_guc_init xe_guc_init_post_hwconfig xe_guc_irq_handler xe_guc_min_load_for_hwconfig xe_guc_mmio_send response_buf xe_guc_mmio_send_recv xe_guc_notify xe_guc_post_load_init xe_guc_print_info xe_guc_reset xe_guc_reset_prepare xe_guc_reset_wait xe_guc_sanitize xe_guc_self_cfg32 xe_guc_self_cfg64 xe_guc_start xe_guc_stop xe_guc_stop_prepare xe_guc_suspend xe_guc_upload xe_hw_engine_enable_ring intr_vec xe_hw_engine_handle_irq xe_hw_engine_is_reserved xe_hw_engine_lookup xe_hw_engine_mask_per_class xe_hw_engine_match_fixed_cslice_mode xe_hw_engine_print xe_hw_engine_setup_default_lrc_state xe_hw_engine_snapshot_capture xe_hw_engine_snapshot_free xe_hw_engine_snapshot_print xe_hw_engines_init xe_hw_engines_init_early xe_irq_enable_hwe xe_irq_install xe_irq_postinstall xe_irq_reset xe_irq_resume xe_irq_shutdown xe_irq_suspend xe_lmtt_drop_pages xe_lmtt_estimate_pt_size xe_lmtt_init xe_lmtt_init_hw xe_lmtt_populate_pages xe_lmtt_prepare_pages xe_mocs_init xe_mocs_init_early xe_pcode_init min_gt_freq max_gt_freq xe_pcode_init_min_freq_table xe_pcode_probe_early val1 xe_pcode_read xe_pcode_ready timeout_base_ms xe_pcode_request xe_pcode_write_timeout xe_pt_walk_range xe_pt_walk_shared xe_query_ioctl xe_ring_ops_get xe_sched_add_msg xe_sched_fini xe_ops hw_submission xe_sched_init xe_sched_process_msg_work xe_sched_submission_resume_tdr xe_sched_submission_start xe_sched_submission_stop graphics_gmdid_revid media_gmdid_revid xe_step_gmdid_get xe_step_name xe_step_pre_gmdid_get xe_tile_sysfs_init xe_tile_sysfs_kobj_release xe_ttm_stolen_cpu_access_needs_ggtt xe_ttm_stolen_gpu_offset xe_ttm_stolen_io_mem_reserve xe_ttm_stolen_io_offset xe_ttm_stolen_mgr_init xe_vm_add_compute_exec_queue first_op xe_vm_bind xe_vm_bind_ioctl xe_vm_bind_vma xe_vm_close_and_put xe_vm_create xe_vm_create_ioctl xe_vm_destroy_ioctl xe_vm_find_overlapping_vma xe_vm_free xe_vm_invalidate_vma xe_vm_kill xe_vm_lock xe_vm_lookup xe_vm_op_alloc xe_vm_pdp4_descriptor num_shared xe_vm_prepare_vma rebind_worker xe_vm_rebind xe_vm_remove_compute_exec_queue xe_vm_unbind xe_vm_unbind_vma xe_vm_unlock xe_vm_userptr_check_repin xe_vm_userptr_pin xe_vm_validate_should_retry bo_offset_or_userptr xe_vma_create xe_vma_destroy xe_vma_destroy_late xe_vma_destroy_unlocked xe_vma_op_commit xe_vma_set_pte_size uvma xe_vma_userptr_check_repin xe_vma_userptr_pin_pages xelp_irq_handler bo_offset xelp_pde_encode_bo devmem xelp_pte_encode_addr xelp_pte_encode_bo xelp_pte_encode_vma aux_dev ext_op_mem slow_firmware heci_gsc_def bar_size use_polling kobj_eclass xe_migrate_pt_update_ops pre_commit xe_migrate_pt_update xe_vm_pgtable_update pt_bo qwords pt_entries xe_pt_entry job_mutex batch_base_ofs usm_batch_base_ofs cleared_mem_ofs vm_update_sa min_chunk_size xe_graphics_desc hw_engine_mask max_remote_tiles xe_media_desc gmdid_map toggle_d3cold D3COLD_DISABLE D3COLD_ENABLE xe_subplatform_desc pciidlist xe_device_desc platform_name subplatforms require_force_probe has_display xe_gmdid_type GMDID_GRAPHICS GMDID_MEDIA xe_pt_dir xe_pt_update preexisting xe_walk_update num_used_entries updates xe_pt_stage_bind_walk default_pte dma_offset needs_64K curs va_curs_start wupd l0_end_addr addr_64K found_64K xe_pt_zap_ptes_walk needs_invalidate xe_pt_migrate_pt_update invalidation_fence xe_pt_stage_unbind_walk modified_start modified_end submission_version uc_css_header module_type header_size_dw module_id module_vendor size_dw key_size_dw modulus_size_dw exponent_size_dw buildnumber sw_version header_info gsc_version hotfix gsc_partition gsc_layout_pointers rom_bypass_vector boot1 boot2 boot3 boot4 boot5 temp_pages gsc_bpdt_header build_version tool_version gsc_bpdt_entry sub_partition_offset sub_partition_size gsc_cpd_header_v2 header_marker num_of_entries entry_version gsc_cpd_entry gsc_manifest_header header_id internal_data meu_kit_version meu_manifest_version general_data modulus_size exponent_size uc_fw_entry fw_blobs_by_type hdcp_cmd_in hdcp_cmd_out drm_audio_component_ops put_power codec_wake_override get_cdclk_freq sync_audio_rate get_eld drm_audio_component_audio_ops audio_ptr pin_eld_notify pin2port master_bind master_unbind drm_audio_component audio_ops master_bind_complete i915_component_type I915_COMPONENT_AUDIO I915_COMPONENT_HDCP I915_COMPONENT_PXP I915_COMPONENT_GSC_PROXY aud_sample_rate audio_codec_enable audio_codec_disable audio_codec_get_config hdmi_aud_ncts sample_rate ibx_audio_regs hdmiw_hdmiedid aud_config aud_cntl_st aud_cntrl_st2 aud_ts_cdclk_m_n drm_color_ctm color_check color_commit_noarm color_commit_arm color_post_update load_luts read_luts lut_equal read_csc i915_power_well_desc_list fw_path max_fw_size dmc_info intel_dmc_id DMC_FW_MAIN DMC_FW_PIPEA DMC_FW_PIPEB DMC_FW_PIPEC DMC_FW_PIPED DMC_FW_MAX dmc_fw_info mmioaddr mmiodata dmc_offset start_mmioaddr dmc_fw_size intel_css_header header_ver kernel_header_info intel_fw_info dmc_id substepping intel_package_header intel_dmc_header_base dmcc_ver project fw_size intel_dmc_header_v1 dfile intel_dmc_header_v3 stepping_info drm_i915_error_state_buf hdcp2_dp_errata_stream_type hdcp2_dp_msg_data msg_detectable timeout2 msg_read_timeout get_freq compute_dplls get_dplls put_dplls update_active_dpll update_ref_clks dump_hw_state hsw_wrpll_rnp skl_dpll_regs skl_wrpll_context min_deviation central_freq dco_freq skl_wrpll_params dco_fraction dco_integer qdiv_ratio qdiv_mode kdiv pdiv icl_combo_pll_params n_dividers i2c_adapter_lookup MIPI_RESET_1 MIPI_AVDD_EN_1 MIPI_BKLT_EN_1 MIPI_AVEE_EN_1 MIPI_VIO_EN_1 MIPI_RESET_2 MIPI_AVDD_EN_2 MIPI_BKLT_EN_2 MIPI_AVEE_EN_2 MIPI_VIO_EN_2 fn_mipi_elem_exec hdcp2_rep_stream_manage hdcp_port_type HDCP_PORT_TYPE_INVALID HDCP_PORT_TYPE_INTEGRATED HDCP_PORT_TYPE_LSPCON HDCP_PORT_TYPE_CPDP recvid_list rep_ack stream_manage stream_ready lc_init send_lprime ake_init send_cert no_stored_km send_hprime pairing_info edid_mfgid_prodcode mfg_id0 mfg_id1 prod_code0 prod_code1 drm_dsc_pps_infoframe pps_header pps_payload drm_dsc_params_type DRM_DSC_1_2_444 DRM_DSC_1_1_PRE_SCR DRM_DSC_1_2_422 DRM_DSC_1_2_420 intel_pxp vma_flags hpd_suspended hpd_waiting hpd_lock __intel_display_device_info_runtime_init power_domains power_well_descs power_well_descs_sz __set_power_wells __start_lrc __xe_execlist_port_start_next_active __xe_ggtt_insert_bo_at __xe_pt_bind_vma __xe_pt_unbind_vma __xe_ttm_vram_mgr_init degamma_tests gamma_tests _check_luts hdcp2_link_recovery _intel_hdcp2_disable _intel_hdcp2_enable _intel_hdcp_disable avi_buf _lspcon_parade_write_infoframe_blocks _lspcon_write_avi_infoframe_mca _psr_compute_config _psr_flush_handle _psr_init_dpcd _psr_invalidate_handle _skl_ddi_set_iboost adlp_cmtg_clock_gating_wa adls_ddi_disable_clock adls_ddi_enable_clock adls_ddi_get_config adls_ddi_is_clock_enabled assert_dmc_loaded assert_shared_dpll assert_vblank_disabled audio_config_hdmi_pixel_clock bdw_get_trans_port_sync_config bdw_load_luts bdw_read_luts bdw_transcoder_master_readout calc_hblank_early_prog vdsc_cfg calculate_rc_params check_luts combo_pll_disable combo_pll_enable combo_pll_get_hw_state cpt_set_fifo_underrun_reporting blob_in lut_out_size create_resized_lut d3cold_toggle negative device_id_in_list dg1_ddi_disable_clock dg1_ddi_enable_clock dg1_ddi_get_config dg1_ddi_is_clock_enabled dg2_ddi_get_config disable_all_event_handlers dkl_pll_get_hw_state dkl_pll_write dmc_load_work_fn dp_tp_ctl_reg dp_tp_status_reg src_ofs is_vram emit_clear dst_ofs emit_copy dst_is_indirect src_is_indirect emit_copy_ccs at_pt is_comp_pte emit_pte enable_audio_dsc_wa execlist_exec_queue_fini execlist_exec_queue_fini_async execlist_exec_queue_init execlist_exec_queue_kill execlist_exec_queue_reset_status execlist_exec_queue_resume execlist_exec_queue_set_job_timeout execlist_exec_queue_set_preempt_timeout execlist_exec_queue_set_priority execlist_exec_queue_set_timeslice execlist_exec_queue_suspend execlist_exec_queue_suspend_wait execlist_job_free execlist_run_job find_audio_state gen12_plane_format_mod_supported ggtt_fini ggtt_fini_early ggtt_invalidate_gt_tlb glk_color_check glk_load_degamma_lut glk_load_lut_ext2_max glk_load_luts blob1 blob2 is_pre_csc_lut glk_lut_equal glk_plane_color_ctl glk_plane_color_ctl_crtc glk_plane_max_width glk_plane_min_cdclk glk_read_degamma_lut glk_read_luts gt_throttle_sysfs_fini guc_info guc_log hdcp2_authenticate_and_encrypt hdcp2_authenticate_repeater_topology hdcp2_authenticate_sink hdcp2_authentication_key_exchange hdcp2_close_session hdcp2_disable_encryption hdcp2_enable_encryption hdcp2_enable_stream_encryption hdcp2_locality_check hdcp2_propagate_stream_management_info heci_gsc_add_device heci_gsc_irq_mask heci_gsc_irq_unmask heci_gsc_release_dev hsw_activate_psr1 hsw_activate_psr2 hsw_audio_codec_disable hsw_audio_codec_enable hsw_chicken_trans_reg hsw_color_commit_arm hsw_compute_dpll r2_out n2_out p_out hsw_ddi_calculate_wrpll hsw_ddi_disable_clock hsw_ddi_enable_clock hsw_ddi_get_config hsw_ddi_is_clock_enabled hsw_ddi_lcpll_disable hsw_ddi_lcpll_enable hsw_ddi_lcpll_get_freq hsw_ddi_lcpll_get_hw_state hsw_ddi_pre_enable_dp hsw_ddi_spll_disable hsw_ddi_spll_enable hsw_ddi_spll_get_freq hsw_ddi_spll_get_hw_state hsw_ddi_wrpll_disable hsw_ddi_wrpll_enable hsw_ddi_wrpll_get_freq hsw_ddi_wrpll_get_hw_state hsw_dump_hw_state hsw_get_config hsw_get_dpll hsw_prepare_dp_ddi_buffers hsw_prepare_hdmi_ddi_buffers hsw_set_signal_levels hsw_update_dpll_ref_clks hsw_wrpll_get_budget_for_freq huc_info hw_engine_class_defaults_fini hw_engine_class_sysfs_fini i915_kdev hda_kdev i915_audio_component_bind i915_audio_component_codec_wake_override i915_audio_component_get_cdclk_freq i915_audio_component_get_eld i915_audio_component_get_power i915_audio_component_put_power i915_audio_component_sync_audio_rate i915_audio_component_unbind i915_edp_psr_debug_fops_open i915_edp_psr_debug_get i915_edp_psr_debug_set i915_edp_psr_status_open i915_edp_psr_status_show mei_kdev i915_hdcp_component_bind i915_hdcp_component_unbind i915_psr_sink_status_open i915_psr_sink_status_show i915_psr_status_open i915_psr_status_show i965_load_lut_10p6 i965_load_luts i965_lut_equal i965_read_lut_10p6 i965_read_luts i9xx_color_check i9xx_color_commit_arm i9xx_get_config i9xx_load_lut_10 i9xx_load_luts i9xx_lut_10_pack i9xx_lut_equal i9xx_read_lut_10 i9xx_read_lut_8 i9xx_read_luts ibx_audio_codec_disable ibx_audio_codec_enable ibx_compute_dpll ibx_dump_hw_state ibx_get_dpll ibx_pch_dpll_disable ibx_pch_dpll_enable ibx_pch_dpll_get_hw_state icl_assign_csc pll_params icl_calc_dpll_state icl_color_check icl_color_commit_arm icl_color_commit_noarm icl_color_post_update icl_combo_phy_set_signal_levels icl_compute_dplls icl_compute_tc_phy_dplls icl_ddi_combo_disable_clock icl_ddi_combo_enable_clock icl_ddi_combo_get_config icl_ddi_combo_get_pll icl_ddi_combo_is_clock_enabled icl_ddi_combo_pll_get_freq icl_ddi_combo_vswing_program icl_ddi_mg_pll_get_freq icl_ddi_tbt_pll_get_freq icl_ddi_tc_disable_clock icl_ddi_tc_enable_clock icl_ddi_tc_get_config icl_ddi_tc_is_clock_enabled icl_ddi_tc_port_pll_type icl_dpll_write icl_dump_hw_state icl_get_dplls icl_hdr_plane_mask icl_hdr_plane_max_width icl_is_hdr_plane icl_is_nv12_y_plane icl_load_luts icl_lut_equal icl_mg_phy_set_signal_levels icl_mg_pll_write icl_native_gpio_set_value icl_plane_csc_load_black icl_plane_disable_arm icl_plane_disable_sel_fetch_arm icl_plane_max_height icl_plane_min_cdclk icl_plane_min_width icl_plane_update_arm icl_plane_update_noarm icl_plane_update_sel_fetch_noarm icl_pll_disable icl_pll_enable icl_pll_get_hw_state icl_pll_power_enable icl_program_gamma_multi_segment icl_program_input_csc icl_program_mg_dp_mode icl_put_dplls icl_read_csc icl_read_lut_multi_segment icl_read_luts icl_sdr_plane_max_width port_dpll_id icl_set_active_port_dpll icl_tc_port_to_pll_id icl_update_active_dpll icl_update_dpll_ref_clks ilk_assign_csc ilk_assign_luts ilk_color_check ilk_color_commit_arm ilk_color_commit_noarm ilk_csc_copy ilk_csc_limited_range ilk_get_config ilk_load_lut_8 ilk_load_luts ilk_lut_equal ilk_lut_limited_range ilk_lut_write ilk_read_csc ilk_read_lut_8 ilk_read_luts intel_acomp_get_config intel_acpi_assign_connector_fwnodes intel_acpi_device_id_update intel_acpi_video_register intel_atomic_get_shared_dpll_state intel_audio_cdclk_change_post intel_audio_cdclk_change_pre intel_audio_codec_disable intel_audio_codec_enable intel_audio_codec_get_config intel_audio_compute_config intel_audio_deinit intel_audio_hooks_init intel_audio_init intel_audio_register intel_audio_sdp_split_update intel_check_cpu_fifo_underruns intel_check_pch_fifo_underruns intel_color_add_affected_planes intel_color_assert_luts intel_color_check intel_color_cleanup_commit intel_color_commit_arm intel_color_commit_noarm intel_color_crtc_init intel_color_get_config intel_color_init intel_color_init_hooks intel_color_load_luts intel_color_lut_equal intel_color_post_update intel_color_prepare_commit intel_color_uses_dsb intel_color_wait_commit intel_compute_shared_dplls intel_cpu_fifo_underrun_irq_handler intel_crtc_destroy intel_crtc_for_pipe intel_crtc_get_vblank_counter intel_crtc_init intel_crtc_late_register intel_crtc_max_vblank_count intel_crtc_needs_vblank_work intel_crtc_state_alloc intel_crtc_state_reset vblank_start intel_crtc_vblank_evade_scanlines intel_crtc_vblank_off intel_crtc_vblank_on intel_crtc_vblank_work intel_crtc_wait_for_next_vblank intel_csc_clear intel_ddi_compute_config intel_ddi_compute_config_late intel_ddi_compute_min_voltage_level intel_ddi_compute_output_type intel_ddi_config_transcoder_func intel_ddi_connector_get_hw_state intel_ddi_disable_clock intel_ddi_disable_fec intel_ddi_disable_transcoder_clock intel_ddi_disable_transcoder_func intel_ddi_dp_preemph_max intel_ddi_dp_voltage_max intel_ddi_enable_clock intel_ddi_enable_fec intel_ddi_enable_transcoder_clock intel_ddi_enable_transcoder_func intel_ddi_encoder_destroy _encoder intel_ddi_encoder_late_register intel_ddi_encoder_reset intel_ddi_encoder_shutdown intel_ddi_encoder_suspend intel_ddi_get_clock intel_ddi_get_config is_dp_mst intel_ddi_get_encoder_pipes intel_ddi_get_hw_state intel_ddi_get_power_domains intel_ddi_hotplug intel_ddi_init intel_ddi_init_dp_buf_reg intel_ddi_initial_fastset_check intel_ddi_level intel_ddi_main_link_aux_domain intel_ddi_mso_configure intel_ddi_mso_get_config intel_ddi_port_pll_type ref_crtc_state tile_group_id intel_ddi_port_sync_transcoders intel_ddi_post_disable intel_ddi_post_disable_dp intel_ddi_post_pll_disable intel_ddi_power_up_lanes intel_ddi_pre_enable intel_ddi_pre_pll_enable intel_ddi_prepare_link_retrain intel_ddi_read_func_ctl intel_ddi_sanitize_encoder_pll_mapping intel_ddi_set_dp_msa intel_ddi_set_idle_link_train intel_ddi_set_link_train intel_ddi_sync_state intel_ddi_tc_encoder_shutdown_complete intel_ddi_tc_encoder_suspend_complete hdcp_mask intel_ddi_toggle_hdcp_bits intel_ddi_update_active_dpll intel_ddi_update_pipe intel_ddi_wait_for_fec_status intel_detect_pch intel_disable_ddi intel_disable_ddi_buf intel_disable_shared_dpll intel_display_device_enabled intel_display_device_info_print intel_display_device_info_runtime_init intel_display_device_probe intel_display_device_remove intel_display_params_copy intel_display_params_dump intel_display_params_free intel_display_power_map_cleanup intel_display_power_map_init intel_display_rps_boost_after_vblank interactive intel_display_rps_mark_interactive intel_dmc_debugfs_register intel_dmc_debugfs_status_open intel_dmc_debugfs_status_show intel_dmc_disable_pipe intel_dmc_disable_program intel_dmc_enable_pipe intel_dmc_fini intel_dmc_has_payload intel_dmc_init intel_dmc_load_program intel_dmc_print_error_state intel_dmc_resume intel_dmc_runtime_pm_get intel_dmc_suspend intel_dp_hdcp2_capable intel_dp_hdcp2_check_link intel_dp_hdcp2_config_stream_type intel_dp_hdcp2_read_msg intel_dp_hdcp2_read_rx_status hdcp2_msg_data intel_dp_hdcp2_wait_for_msg intel_dp_hdcp2_write_msg intel_dp_hdcp_capable intel_dp_hdcp_check_link intel_dp_hdcp_init bksv intel_dp_hdcp_read_bksv bstatus intel_dp_hdcp_read_bstatus num_downstream ksv_fifo intel_dp_hdcp_read_ksv_fifo ksv_ready intel_dp_hdcp_read_ksv_ready ri_prime intel_dp_hdcp_read_ri_prime intel_dp_hdcp_read_v_prime_part intel_dp_hdcp_repeater_present intel_dp_hdcp_toggle_signalling intel_dp_hdcp_write_an_aksv intel_dp_mst_hdcp2_check_link intel_dp_mst_hdcp2_stream_encryption intel_dp_mst_hdcp_stream_encryption intel_dp_mst_toggle_hdcp_stream_select intel_dp_sink_set_fec_ready intel_dpll_dump_hw_state intel_dpll_get_freq intel_dpll_get_hw_state intel_dpll_readout_hw_state intel_dpll_sanitize_state intel_dpll_update_ref_clks intel_dsb_buffer_cleanup intel_dsb_buffer_create intel_dsb_buffer_flush_map intel_dsb_buffer_ggtt_offset intel_dsb_buffer_memset intel_dsb_buffer_read intel_dsb_buffer_write intel_dsc_compute_params intel_dsc_disable intel_dsc_dp_pps_write intel_dsc_dsi_pps_write intel_dsc_enable intel_dsc_get_config intel_dsc_get_num_vdsc_instances intel_dsc_get_pps_config intel_dsc_power_domain intel_dsc_pps_configure intel_dsc_pps_read_and_verify pps_val intel_dsc_pps_write intel_dsc_source_support intel_dsi_log_params intel_dsi_vbt_exec intel_dsi_vbt_exec_sequence panel_is_on intel_dsi_vbt_gpio_init intel_dsi_vbt_init intel_dsm_detect intel_dsm_get_bios_data_funcs_supported dhandle intel_dsm_platform_mux_info intel_enable_ddi intel_enable_ddi_dp intel_enable_ddi_hdmi intel_enable_shared_dpll intel_encoder_can_psr intel_fb_bo_framebuffer_fini intel_fb_bo_framebuffer_init intel_fb_bo_lookup_valid_bo intel_fbdev_blank intel_fbdev_defio_copyarea intel_fbdev_defio_fillrect intel_fbdev_defio_imageblit intel_fbdev_defio_read intel_fbdev_defio_write intel_fbdev_fini intel_fbdev_framebuffer intel_fbdev_init ifbdev intel_fbdev_init_bios intel_fbdev_initial_config intel_fbdev_initial_config_async intel_fbdev_mmap intel_fbdev_output_poll_changed intel_fbdev_pan_display intel_fbdev_restore_mode intel_fbdev_set_par intel_fbdev_set_suspend intel_fbdev_suspend_worker intel_fbdev_unregister dpll_mask intel_find_shared_dpll intel_first_crtc intel_get_shared_dpll_by_id enable_decode intel_gmch_vga_set_decode intel_hdcp1_enable intel_hdcp2_capable intel_hdcp2_check_link intel_hdcp_atomic_check intel_hdcp_auth intel_hdcp_auth_downstream intel_hdcp_capable intel_hdcp_check_link intel_hdcp_check_work intel_hdcp_cleanup intel_hdcp_component_fini intel_hdcp_component_init intel_hdcp_disable intel_hdcp_enable intel_hdcp_get_repeater_ctl intel_hdcp_gsc_check_status intel_hdcp_gsc_cs_required intel_hdcp_gsc_fini intel_hdcp_gsc_init msg_in msg_in_len msg_out msg_out_len intel_hdcp_gsc_msg_send intel_hdcp_handle_cp_irq intel_hdcp_init intel_hdcp_prop_work intel_hdcp_read_valid_bksv intel_hdcp_set_streams intel_hdcp_update_pipe update_property intel_hdcp_update_value intel_hdcp_validate_v_prime intel_hdmi_reset_link intel_init_fifo_underrun_reporting intel_lspcon_infoframes_enabled intel_lut_equal intel_pch_fifo_underrun_irq_handler intel_pch_type intel_pipe_update_end intel_pipe_update_start intel_psr2_config_valid intel_psr2_program_trans_man_trk_ctl intel_psr2_sel_fetch_config_valid intel_psr2_sel_fetch_update intel_psr_activate intel_psr_compute_config intel_psr_connector_debugfs_add intel_psr_debug_set intel_psr_debugfs_register intel_psr_disable intel_psr_disable_locked intel_psr_enable_locked intel_psr_enable_source intel_psr_enabled intel_psr_exit intel_psr_fastset_force intel_psr_flush intel_psr_get_config intel_psr_init intel_psr_init_dpcd intel_psr_invalidate psr_iir intel_psr_irq_handler intel_psr_lock intel_psr_needs_aux_io_power intel_psr_pause intel_psr_post_plane_update intel_psr_pre_plane_update intel_psr_resume intel_psr_short_pulse intel_psr_status intel_psr_unlock intel_psr_wait_exit_locked intel_psr_wait_for_idle_locked intel_psr_work intel_put_dpll intel_reference_shared_dpll shared_dpll_state intel_reference_shared_dpll_crtc intel_register_dsm_handler intel_release_shared_dplls intel_reserve_shared_dplls intel_set_cpu_fifo_underrun_reporting intel_set_pch_fifo_underrun_reporting intel_shared_dpll_init intel_shared_dpll_state_verify intel_shared_dpll_swap_state intel_shared_dpll_verify_disabled intel_uncompressed_joiner_enable intel_unreference_shared_dpll_crtc intel_unregister_dsm_handler intel_update_active_dpll intel_usecs_to_scanlines intel_vdsc_set_min_max_qp intel_virt_detect_pch intel_wait_ddi_buf_active intel_wait_ddi_buf_idle intel_wait_for_vblank_if_active intel_wait_for_vblank_workers sha_text intel_write_sha_text intelfb_create intelfb_dirty invalidation_fence_cb invalidation_fence_get_driver_name invalidation_fence_get_timeline_name ifence invalidation_fence_init invalidation_fence_work_func is_dmc_evt_ctl_reg is_hdcp_supported is_pipe_dsc ivb_assign_luts ivb_color_check ivb_load_lut_ext_max ivb_load_luts ivb_lut_equal ivb_read_luts ivb_set_fifo_underrun_reporting job_timeout_default job_timeout_max_default job_timeout_max_show job_timeout_max_store job_timeout_min_default job_timeout_min_show job_timeout_min_store job_timeout_show job_timeout_store kobj_xe_hw_engine_class_fini kobj_xe_hw_engine_release numregs load_dss_mask lpt_digital_port_connected lspcon_change_mode lspcon_detect_hdr_capability lspcon_get_current_mode lspcon_infoframes_enabled lspcon_init lspcon_read_infoframe lspcon_resume lspcon_set_infoframes lspcon_wait_mode lspcon_wait_pcon_mode lspcon_wake_native_aux_ch lspcon_write_infoframe main_link_aux_power_domain_get mg_pll_disable mg_pll_enable mg_pll_get_hw_state mipi_exec_delay mipi_exec_gpio mipi_exec_i2c mipi_exec_pmic mipi_exec_send_packet mipi_exec_spi mtl_ddi_enable_d2d mtl_ddi_get_config mtl_ddi_pre_enable_dp mtl_ddi_prepare_link_retrain mtl_disable_ddi_buf uc_fw manifest_entry css_entry parse_cpd_header fw_data parse_css_header parse_dmc_fw dmc_header rem_size parse_dmc_fw_header parse_gsc_layout pipedmc_clock_gating_wa preempt_timeout_default preempt_timeout_max_default preempt_timeout_max_show preempt_timeout_max_store preempt_timeout_min_default preempt_timeout_min_show preempt_timeout_min_store preempt_timeout_show preempt_timeout_store psr2_man_trk_ctl_calc psr_compute_idle_frames psr_event_print psr_force_hw_tracking_exit psr_get_status_and_error_status psr_irq_control L0 L0_ofs L0_pt pt_ofs avail_pts pte_update_size read_gmdid read_perf_limit_reasons reason_pl1_show reason_pl2_show reason_pl4_show reason_prochot_show reason_ratl_show reason_thermal_show reason_vr_tdc_show reason_vr_thermalert_show rkl_ddi_disable_clock rkl_ddi_enable_clock rkl_ddi_get_config rkl_ddi_is_clock_enabled rtp_mark_active rule_matches skl_calc_main_surface_offset skl_check_ccs_aux_surface main_x main_y main_offset skl_check_main_ccs_coordinates skl_check_main_surface skl_check_nv12_aux_surface skl_color_commit_arm skl_color_commit_noarm skl_compute_dpll ref_clock wrpll_params skl_ddi_calculate_wrpll skl_ddi_disable_clock skl_ddi_dpll0_disable skl_ddi_dpll0_enable skl_ddi_dpll0_get_hw_state skl_ddi_enable_clock skl_ddi_get_config skl_ddi_is_clock_enabled skl_ddi_pll_disable skl_ddi_pll_enable skl_ddi_pll_get_freq skl_ddi_pll_get_hw_state skl_ddi_pll_write_ctrl1 skl_ddi_set_iboost skl_ddi_wrpll_get_freq skl_dump_hw_state rgb_order skl_format_to_fourcc skl_get_config skl_get_dpll skl_get_initial_plane_config skl_plane_async_flip skl_plane_aux_dist skl_plane_check skl_plane_check_fb skl_plane_ctl skl_plane_ctl_crtc skl_plane_disable_arm skl_plane_disable_flip_done skl_plane_enable_flip_done skl_plane_format_mod_supported skl_plane_get_hw_state skl_plane_max_height skl_plane_max_stride skl_plane_max_width skl_plane_min_cdclk skl_plane_stride skl_plane_update_arm skl_plane_update_noarm skl_read_csc skl_surf_address skl_universal_plane_create skl_update_dpll_ref_clks status_show tbt_pll_disable tbt_pll_enable tbt_pll_get_hw_state tgl_dc3co_disable_work tgl_ddi_pre_enable_dp tgl_dkl_phy_set_signal_levels timeslice_default timeslice_duration_max_show timeslice_duration_max_store timeslice_duration_min_show timeslice_duration_min_store timeslice_duration_show timeslice_duration_store timeslice_max_default timeslice_min_default ttm_vram_mgr_fini uc_fw_fini uc_fw_request uc_fw_xfer verify_single_dpll_state wm_optimization_wa ppgtt_ofs pt_update write_pgtable xe_bo_evict_all xe_bo_restore_kernel xe_bo_restore_user xe_device_assert_mem_access xe_device_ccs_bytes xe_device_create xe_device_destroy xe_device_mem_access_get xe_device_mem_access_get_if_ongoing xe_device_mem_access_ongoing xe_device_mem_access_put xe_device_probe xe_device_probe_early xe_device_remove xe_device_sanitize xe_device_shutdown xe_device_wmb xe_driver_flr xe_driver_flr_fini xe_driver_release xe_dss_mask_empty groupnum xe_dss_mask_group_ffs xe_execlist_init xe_execlist_port_create xe_execlist_port_destroy xe_execlist_port_irq_fail_timer xe_execlist_port_irq_handler xe_execlist_port_irq_handler_locked xe_file_close xe_file_open xe_ggtt_clear xe_ggtt_dump xe_ggtt_init xe_ggtt_init_early xe_ggtt_insert_bo xe_ggtt_insert_bo_at xe_ggtt_insert_special_node xe_ggtt_insert_special_node_locked xe_ggtt_invalidate xe_ggtt_map_bo xe_ggtt_printk xe_ggtt_remove_bo xe_ggtt_remove_node xe_ggtt_set_pte xe_gt_clock_cycles_to_ns xe_gt_clock_init xe_gt_throttle_sysfs_init xe_gt_topology_dump quad xe_gt_topology_has_dss_in_quadrant xe_gt_topology_init xe_guc_debugfs_register xe_heci_gsc_fini xe_heci_gsc_init xe_heci_gsc_irq_handler xe_huc_debugfs_register xe_hw_engine_class_sysfs_init xe_hw_engine_sysfs_kobj_release xe_hw_engine_timeout_in_range graphics_desc media_desc xe_info_init xe_migrate_clear qword_ofs num_qwords xe_migrate_clear_pgtable_callback src_bo dst_bo copy_only_ccs xe_migrate_copy xe_migrate_fini xe_migrate_get_vm xe_migrate_init xe_migrate_prepare_vm xe_migrate_res_sizes num_updates xe_migrate_update_pgtables wait_vm xe_migrate_update_pgtables_cpu xe_migrate_wait xe_pci_probe xe_pci_remove xe_pci_resume xe_pci_runtime_idle xe_pci_runtime_resume xe_pci_runtime_suspend xe_pci_shutdown xe_pci_suspend xe_pt_abort_bind xe_pt_calc_rfence_interval xe_pt_check_kill xe_pt_create xe_pt_destroy xe_walk xe_child xe_pt_insert_entry alloc_entries xe_pt_new_shared xe_pt_nonshared_offsets xe_pt_populate_empty xe_pt_pre_commit xe_pt_scan_64K xe_pt_shift xe_pt_stage_bind xe_pt_stage_bind_entry xe_pt_stage_unbind xe_pt_stage_unbind_entry xe_pt_stage_unbind_post_descend xe_pt_userptr_pre_commit xe_pt_vm_dependencies xe_pt_zap_ptes xe_pt_zap_ptes_entry xe_register_pci_driver xe_rtp_match_even_instance xe_rtp_match_first_gslice_fused_off xe_rtp_match_first_render_or_compute xe_rtp_process xe_rtp_process_ctx_enable_active_tracking xe_rtp_process_to_sr sa_bo xe_sa_bo_flush_write xe_sa_bo_free xe_sa_bo_manager_fini xe_sa_bo_manager_init sa_manager xe_sa_bo_new xe_sriov_mode_to_string xe_sriov_probe_early xe_tile_init_early xe_tile_init_noalloc xe_tile_migrate_engine xe_tile_migrate_wait man xe_ttm_vram_get_cpu_visible_size used_visible xe_ttm_vram_get_used xe_ttm_vram_mgr_alloc_sgt place xe_ttm_vram_mgr_compatible printer xe_ttm_vram_mgr_debug xe_ttm_vram_mgr_del xe_ttm_vram_mgr_free_sgt xe_ttm_vram_mgr_init xe_ttm_vram_mgr_intersects xe_ttm_vram_mgr_new xe_uc_debugfs_register xe_uc_fw_check_version_requirements xe_uc_fw_copy_rsa xe_uc_fw_init xe_uc_fw_print xe_uc_fw_upload xe_unregister_pci_driver xe_vm_populate_pgtable xelp_ggtt_pte_encode_bo xelpg_ggtt_pte_encode_bo g2h_len num_g2h __guc_ct_send_locked __intel_display_power_get_domain __intel_display_power_is_enabled __intel_display_power_put_async __intel_display_power_put_domain required_lanes __intel_tc_port_lock __invalidation_fence_signal __xe_bb_create_job __xe_pin_fb_vma __xe_pin_fb_vma_dpt __xe_pin_fb_vma_ggtt __xe_unpin_fb_vma __xelpdp_tc_phy_enable_tcss_power act_freq_show add_dma_resv_fences adjust_limits_for_dsc_hblank_expansion_quirk adlp_get_combo_buf_trans adlp_get_dkl_buf_trans adlp_tc_phy_cold_off_domain adlp_tc_phy_connect adlp_tc_phy_disconnect adlp_tc_phy_get_hw_state adlp_tc_phy_hpd_live_status adlp_tc_phy_init adlp_tc_phy_is_owned adlp_tc_phy_is_ready adls_get_combo_buf_trans all_fw_domain_init assert_fdi_rx assert_fdi_rx_disabled assert_fdi_rx_enabled assert_fdi_rx_pll assert_fdi_rx_pll_disabled assert_fdi_rx_pll_enabled assert_fdi_tx assert_fdi_tx_disabled assert_fdi_tx_enabled assert_fdi_tx_pll_enabled assert_hdmi_port_disabled old_limits new_limits assert_link_limit_change_valid assert_tc_cold_blocked assert_tc_port_power_enabled async_put_domains_clear_domain bxt_calc_cdclk bxt_calc_cdclk_pll_vco bxt_cdclk_cd2x_div_sel cdclk_config bxt_get_cdclk hotplug_trigger bxt_hpd_irq_handler cdclk_state bxt_modeset_calc_cdclk bxt_sanitize_cdclk bxt_set_cdclk old_cdclk_config new_cdclk_config mid_cdclk_config cdclk_compute_crawl_and_squash_midpoint cdclk_squash_waveform centre_horizontally centre_vertically clear_act_sent cpt_infoframes_enabled cpt_read_infoframe cpt_set_infoframes cpt_write_infoframe dcs_disable_backlight dcs_enable_backlight dcs_get_backlight dcs_set_backlight dcs_setup_backlight dequeue_one_g2h dg1_get_combo_buf_trans dg1_hpd_enable_detection dg1_hpd_irq_setup dg2_get_snps_buf_trans dkl_phy_set_hip_idx gmbus0_source do_gmbus_xfer do_gt_restart emit_nop_job emit_wa_job fixed_133mhz_get_cdclk fixed_modeset_calc_cdclk free_gsc_pkt freq_fini fast_path g2h_read g2h_worker_func g4x_aux_ctl_reg g4x_aux_data_reg g4x_get_aux_clock_divider send_bytes aux_clock_divider g4x_get_aux_send_ctl g4x_infoframe_enable gen11_hpd_enable_detection gen11_hpd_irq_handler gen11_hpd_irq_setup req_slices gen9_dbuf_slices_update get_clock get_max_lane_count get_new_crc_ctl_reg parent_port get_pipes_downstream_of_mst_port transcoder_mask get_transcoder_pipes glk_program_nearest_filter_coefs gmbus_func gmbus_lock_bus gmbus_trylock_bus gmbus_unlock_bus gmbus_wait gmbus_wait_idle gmbus_xfer gmbus0_reg gmbus1_index gmbus_xfer_read gmbus_xfer_write gmch_panel_fitting gt_fini gt_fw_domain_init gt_reset gt_reset_worker guc_ct_fini guc_ct_send_locked no_fail guc_ct_send_recv ctb guc_ctb_snapshot_capture guc_ctb_snapshot_print h2g_has_room ct_fence_value want_response h2g_write hdmi_port_clock_valid hsw_dip_data_reg hsw_fdi_disable hsw_fdi_link_train hsw_infoframe_enable hsw_infoframes_enabled hsw_read_infoframe hsw_set_infoframes hsw_write_infoframe huc_auth_via_gsccs wr_offset huc_offset huc_emit_pxp_auth_msg i915_cdclk_info_open i915_cdclk_info_show i915_hotplug_interrupt_update i915_hotplug_interrupt_update_locked i915_hpd_enable_detection i915_hpd_irq_setup i9xx_hpd_irq_ack hotplug_status i9xx_hpd_irq_handler ibx_hpd_irq_handler ibx_infoframes_enabled ibx_read_infoframe ibx_set_infoframes ibx_write_infoframe icl_calc_voltage_level icl_display_core_init icl_display_core_uninit icl_get_combo_buf_trans icl_get_mg_buf_trans icl_tc_phy_cold_off_domain icl_tc_phy_connect icl_tc_phy_disconnect icl_tc_phy_get_hw_state icl_tc_phy_hpd_live_status icl_tc_phy_init icl_tc_phy_is_owned icl_tc_phy_is_ready take icl_tc_phy_take_ownership icp_hpd_enable_detection icp_hpd_irq_setup icp_irq_handler ilk_aux_ctl_reg ilk_aux_data_reg pipe_to_reduce ilk_check_fdi_lanes ilk_dump_csc ilk_fdi_compute_config ilk_fdi_disable ilk_fdi_pll_disable ilk_fdi_pll_enable ilk_get_aux_clock_divider ilk_hpd_enable_detection ilk_hpd_irq_handler ilk_hpd_irq_setup init_steering_dss init_steering_inst0 init_steering_l3bank init_steering_mslice init_steering_oaddrm init_steering_sqidi_psmi intel_adjusted_rate intel_atomic_get_cdclk_state intel_atomic_plane_check_clipping num_scalers_need intel_atomic_setup_scaler intel_atomic_setup_scalers intel_cdclk_atomic_check intel_cdclk_debugfs_register intel_cdclk_destroy_state intel_cdclk_dump_config intel_cdclk_duplicate_state intel_cdclk_get_cdclk intel_cdclk_init intel_cdclk_init_hw intel_cdclk_needs_modeset intel_cdclk_pcode_post_notify intel_cdclk_pcode_pre_notify intel_cdclk_uninit_hw _old_plane_state intel_cleanup_plane_fb intel_compute_min_cdclk intel_crtc_compute_min_cdclk intel_crtc_crc_init intel_crtc_crc_setup_workarounds intel_crtc_disable_noatomic intel_crtc_disable_noatomic_begin intel_crtc_disable_noatomic_complete intel_crtc_disable_pipe_crc intel_crtc_enable_pipe_crc intel_crtc_get_crc_sources intel_crtc_planes_update_arm intel_crtc_planes_update_noarm source_name intel_crtc_set_crc_source intel_crtc_state_dump intel_crtc_verify_crc_source intel_ddi_buf_trans_init intel_display_debugfs_params intel_display_param_int_open intel_display_param_int_show intel_display_param_int_write intel_display_power_aux_io_domain intel_display_power_ddi_io_domain intel_display_power_ddi_lanes_domain intel_display_power_debug intel_display_power_domain_str intel_display_power_flush_work intel_display_power_get intel_display_power_get_if_enabled intel_display_power_get_in_set intel_display_power_get_in_set_if_enabled intel_display_power_grab_async_put_ref intel_display_power_is_enabled intel_display_power_legacy_aux_domain intel_display_power_put_async_work intel_display_power_put_mask_in_set intel_display_power_put_unchecked intel_display_power_resume intel_display_power_resume_early intel_display_power_set_target_dc_state intel_display_power_suspend intel_display_power_suspend_late intel_display_power_tbt_aux_domain intel_display_wa_apply intel_dkl_phy_init intel_dkl_phy_posting_read intel_dkl_phy_read intel_dkl_phy_rmw intel_dkl_phy_write intel_dmi_no_pps_backlight intel_dmi_reverse_brightness pathprop intel_dp_add_mst_connector intel_dp_aux_ch intel_dp_aux_fini intel_dp_aux_fw_sync_len intel_dp_aux_init intel_dp_aux_irq_handler src_bytes intel_dp_aux_pack intel_dp_aux_transfer recv_size aux_send_ctl_flags intel_dp_aux_xfer intel_dp_create_fake_mst_encoders intel_dp_dsc_mst_compute_link_config intel_dp_dual_mode_set_tmds_output intel_dp_mst_add_topology_state_for_crtc intel_dp_mst_atomic_check intel_dp_mst_atomic_check_link dsc_slice_count intel_dp_mst_bw_overhead intel_dp_mst_compute_config intel_dp_mst_compute_config_late intel_dp_mst_compute_config_limits intel_dp_mst_connector_early_unregister intel_dp_mst_connector_late_register intel_dp_mst_crtc_needs_modeset intel_dp_mst_detect intel_dp_mst_enc_get_config intel_dp_mst_enc_get_hw_state intel_dp_mst_encoder_active_links intel_dp_mst_encoder_cleanup intel_dp_mst_encoder_destroy intel_dp_mst_encoder_init intel_dp_mst_find_vcpi_slots_for_bpp intel_dp_mst_get_hw_state intel_dp_mst_get_modes intel_dp_mst_initial_fastset_check intel_dp_mst_is_master_trans intel_dp_mst_is_slave_trans intel_dp_mst_mode_valid_ctx intel_dp_mst_poll_hpd_irq intel_dp_mst_source_support intel_dp_mst_verify_dpcd_state intel_dpt_create intel_dpt_destroy intel_drrs_activate intel_drrs_connector_debugfs_add intel_drrs_crtc_debugfs_add intel_drrs_crtc_init intel_drrs_deactivate intel_drrs_debugfs_ctl_fops_open intel_drrs_debugfs_ctl_set intel_drrs_debugfs_status_open intel_drrs_debugfs_status_show intel_drrs_debugfs_type_open intel_drrs_debugfs_type_show intel_drrs_downclock_work intel_drrs_flush all_frontbuffer_bits intel_drrs_frontbuffer_update intel_drrs_invalidate intel_drrs_is_active intel_drrs_set_state intel_drrs_type_str intel_dsi_dcs_init_backlight_funcs intel_dump_crtc_timings intel_dump_plane_state intel_fbdev_fb_alloc intel_fbdev_fb_fill_info intel_fdi_add_affected_crtcs intel_fdi_atomic_check_link intel_fdi_compute_pipe_bpp intel_fdi_init_hook intel_fdi_link_freq intel_fdi_link_train intel_fdi_normal_train intel_fdi_pll_freq_update intel_gmbus_force_bit intel_gmbus_get_adapter intel_gmbus_irq_handler intel_gmbus_is_forced_bit intel_gmbus_is_valid_pin intel_gmbus_output_aksv intel_gmbus_reset intel_gmbus_setup intel_gmbus_teardown intel_gpio_post_xfer intel_gpio_pre_xfer intel_has_dpcd_quirk intel_has_quirk intel_hdmi_bpc_possible intel_hdmi_compute_avi_infoframe intel_hdmi_compute_bpc intel_hdmi_compute_clock intel_hdmi_compute_config intel_hdmi_compute_has_hdmi_sink intel_hdmi_connector_atomic_check intel_hdmi_connector_register intel_hdmi_connector_unregister intel_hdmi_ddc_pin intel_hdmi_default_ddc_pin intel_hdmi_detect src_fractional_bpp num_slices hdmi_all_bpp hdmi_max_chunk_bytes intel_hdmi_dsc_get_bpp src_max_slices src_max_slice_width hdmi_max_slices hdmi_throughput intel_hdmi_dsc_get_num_slices intel_hdmi_dsc_get_slice_height intel_hdmi_encoder_shutdown intel_hdmi_force intel_hdmi_get_modes high_tmds_clock_ratio intel_hdmi_handle_sink_scrambling intel_hdmi_hdcp2_capable intel_hdmi_hdcp2_check_link intel_hdmi_hdcp2_read_msg paired intel_hdmi_hdcp2_wait_for_msg intel_hdmi_hdcp2_write_msg intel_hdmi_hdcp_check_link intel_hdmi_hdcp_check_link_once intel_hdmi_hdcp_read intel_hdmi_hdcp_read_bksv intel_hdmi_hdcp_read_bstatus intel_hdmi_hdcp_read_ksv_fifo intel_hdmi_hdcp_read_ksv_ready intel_hdmi_hdcp_read_ri_prime intel_hdmi_hdcp_read_v_prime_part intel_hdmi_hdcp_repeater_present intel_hdmi_hdcp_toggle_signalling intel_hdmi_hdcp_write intel_hdmi_hdcp_write_an_aksv intel_hdmi_infoframe_enable intel_hdmi_infoframes_enabled intel_hdmi_init_connector intel_hdmi_limited_color_range intel_hdmi_mode_clock_valid intel_hdmi_mode_valid intel_hdmi_read_gcp_infoframe intel_hdmi_set_edid intel_hdmi_sink_bpc_possible intel_hdmi_tmds_clock intel_hdmi_to_i915 intel_hotplug_irq_init intel_hpd_enable_detection intel_hpd_irq_setup intel_infoframe_init intel_init_cdclk_hooks intel_init_dpcd_quirks intel_init_quirks intel_link_bw_atomic_check intel_link_bw_init_limits intel_link_bw_reduce_bpp intel_link_bw_set_bpp_limit_for_pipe buf_i bpp_i is_420 intel_lookup_range_max_qp intel_lookup_range_min_qp intel_modeset_calc_cdclk intel_modeset_readout_hw_state intel_modeset_setup_hw_state intel_mst_atomic_best_encoder intel_mst_disable_dp intel_mst_enable_dp intel_mst_post_disable_dp intel_mst_post_pll_disable_dp intel_mst_pre_enable_dp intel_mst_pre_pll_enable_dp intel_output_format_name intel_panel_add_edid_alt_fixed_modes use_alt_fixed_modes intel_panel_add_edid_fixed_modes intel_panel_add_encoder_fixed_mode intel_panel_add_fixed_mode intel_panel_add_vbt_lfp_fixed_mode intel_panel_add_vbt_sdvo_fixed_mode intel_panel_compute_config intel_panel_detect intel_panel_downclock_mode intel_panel_drrs_type intel_panel_fini intel_panel_fitting intel_panel_fixed_mode intel_panel_get_modes intel_panel_highest_mode intel_panel_init intel_panel_init_alloc intel_panel_mode_valid intel_panel_preferred_fixed_mode intel_panel_use_ssc active_pipe_count cdclk_update_valid pipe_count_update_valid intel_pcode_notify phys_cursor uses_fence out_flags intel_pin_and_fence_fb_obj intel_plane_alloc intel_plane_atomic_calc_changes intel_plane_atomic_check intel_plane_atomic_check_with_state intel_plane_calc_min_cdclk intel_plane_check_src_coordinates intel_plane_clear_hw_state from_plane_state intel_plane_copy_hw_state intel_plane_copy_uapi_to_hw_state intel_plane_data_rate intel_plane_destroy_state intel_plane_disable_arm intel_plane_duplicate_state intel_plane_free intel_plane_helper_add intel_plane_pin_fb intel_plane_pixel_rate intel_plane_relative_data_rate intel_plane_set_invisible intel_plane_unpin_fb intel_plane_update_arm intel_plane_update_noarm intel_port_domains_for_aux_ch intel_port_domains_for_port intel_power_domains_cleanup intel_power_domains_disable intel_power_domains_driver_remove intel_power_domains_enable intel_power_domains_init intel_power_domains_init_hw intel_power_domains_resume intel_power_domains_sanitize_state s2idle intel_power_domains_suspend _new_plane_state intel_prepare_plane_fb intel_read_infoframe intel_read_rawclk intel_sanitize_all_crtcs intel_sanitize_encoder intel_set_cdclk intel_set_cdclk_post_plane_update intel_set_cdclk_pre_plane_update intel_tc_cold_requires_aux_pw intel_tc_port_cleanup intel_tc_port_connected intel_tc_port_connected_locked intel_tc_port_disconnect_phy_work intel_tc_port_get_link intel_tc_port_get_pin_assignment_mask intel_tc_port_in_dp_alt_mode intel_tc_port_in_legacy_mode intel_tc_port_in_tbt_alt_mode intel_tc_port_init intel_tc_port_init_mode intel_tc_port_link_cancel_reset_work intel_tc_port_link_needs_reset intel_tc_port_link_reset intel_tc_port_link_reset_work intel_tc_port_lock intel_tc_port_max_lane_count intel_tc_port_put_link intel_tc_port_ref_held intel_tc_port_sanitize_mode intel_tc_port_set_fia_lane_count intel_tc_port_suspend intel_tc_port_unlock force_disconnect intel_tc_port_update_mode intel_unpin_fb_vma intel_update_cdclk intel_update_max_cdclk intel_write_infoframe is_hobl_buf_trans jsl_get_combo_buf_trans mcr_unlock mmio_fini mtl_get_cx0_buf_trans mtp_ddi_hpd_detection_setup mtp_tc_hpd_detection_setup parse_g2h_response preempt_fence_enable_signaling preempt_fence_get_driver_name preempt_fence_get_timeline_name preempt_fence_work_func process_g2h_msg program_pat program_pat_mcr queue_async_put_domains_work quirk_backlight_present quirk_fw_sync_len quirk_increase_ddi_disabled_time quirk_increase_t12_delay quirk_invert_brightness quirk_no_pps_backlight_power_hook quirk_ssc_force_disable release_async_put_domains reset_link retry_failure rkl_get_combo_buf_trans rp0_freq_show rpe_freq_show rplu_calc_voltage_level rpn_freq_show reg_mcr rw_flag rw_with_mcr_steering send_tlb_invalidation state_high set_clock set_data skl_aux_ctl_reg skl_aux_data_reg skl_cdclk_init_hw skl_crtc_planes_update_arm skl_detach_scaler skl_detach_scalers skl_dpll0_enable skl_get_aux_clock_divider skl_get_aux_send_ctl skl_get_cdclk skl_modeset_calc_cdclk update_mask skl_next_plane_to_commit skl_pfit_enable skl_program_plane_scaler skl_scaler_disable skl_scaler_get_config skl_set_cdclk force_detach scaler_user dst_w dst_h need_scaler skl_update_scaler skl_update_scaler_crtc skl_update_scaler_plane spt_hpd_enable_detection spt_hpd_irq_setup spt_irq_handler tc_phy_get_current_mode tc_phy_get_target_mode tc_phy_hpd_live_status tc_phy_verify_legacy_or_dp_alt_mode tc_phy_wait_for_ready live_status_mask tc_port_fixup_legacy_flag tgl_aux_ctl_reg tgl_aux_data_reg tgl_bw_buddy_init tgl_calc_voltage_level tgl_get_combo_buf_trans tgl_get_dkl_buf_trans tgl_tc_phy_cold_off_domain tgl_tc_phy_init tiles_fini ttm_sys_mgr_fini use_edp_hobl user_fence_cb user_fence_destroy user_fence_worker vram_fini wait_for_act_sent xe2_dump xe2lpg_program_pat xe2lpm_program_pat xe_bb_create_job second_idx xe_bb_create_migration_job xe_bb_free xe_bb_new xe_fence_is_xe_preempt xe_gt_alloc xe_gt_any_hw_engine_by_reset_domain xe_gt_freq_init xe_gt_hw_engine xe_gt_init xe_gt_init_early dss xe_gt_mcr_get_dss_steering xe_gt_mcr_init xe_gt_mcr_multicast_write xe_gt_mcr_set_implicit_defaults xe_gt_mcr_steering_dump xe_gt_mcr_unicast_read xe_gt_mcr_unicast_read_any xe_gt_mcr_unicast_write xe_gt_record_default_lrcs xe_gt_reset_async xe_gt_resume xe_gt_sanitize xe_gt_suspend xe_gt_suspend_prepare xe_gt_tlb_fence_timeout xe_gt_tlb_invalidation_guc xe_gt_tlb_invalidation_init xe_gt_tlb_invalidation_reset xe_gt_tlb_invalidation_vma xe_gt_tlb_invalidation_wait xe_guc_ct_disable xe_guc_ct_enable xe_guc_ct_fast_path xe_guc_ct_init xe_guc_ct_print xe_guc_ct_send xe_guc_ct_send_g2h_handler xe_guc_ct_send_locked xe_guc_ct_send_recv xe_guc_ct_send_recv_no_fail xe_guc_ct_snapshot_capture xe_guc_ct_snapshot_free xe_guc_ct_snapshot_print xe_guc_tlb_invalidation_done_handler xe_huc_auth xe_huc_init xe_huc_is_authenticated xe_huc_print_info xe_huc_sanitize xe_huc_upload xe_hwmon_attributes_visible xe_hwmon_energy_get xe_hwmon_is_visible xe_hwmon_mutex_destroy xe_hwmon_power1_max_interval_show xe_hwmon_power1_max_interval_store scale_factor xe_hwmon_power_curr_crit_read hwmon_reg xe_hwmon_process_reg xe_hwmon_read xe_hwmon_register xe_hwmon_write xe_mmio_init xe_mmio_probe_tiles xe_mmio_probe_vram xe_mmio_read64_2x32 xe_mmio_root_tile_init out_val xe_mmio_wait32 xe_pat_dump xe_pat_index_get_coh_mode xe_pat_init xe_pat_init_early xe_preempt_fence_alloc xe_preempt_fence_arm xe_preempt_fence_create xe_preempt_fence_free xe_resize_vram_bar xe_sync_entry_add_deps xe_sync_entry_cleanup sync_user xe_sync_entry_parse xe_sync_entry_signal xe_sync_entry_wait num_sync xe_sync_in_fence_get xe_sync_ufence_get xe_sync_ufence_get_status xe_sync_ufence_put xe_ttm_sys_mgr_debug xe_ttm_sys_mgr_del xe_ttm_sys_mgr_init xe_ttm_sys_mgr_new xe_uc_fini_hw xe_uc_gucrc_disable xe_uc_init xe_uc_init_hw xe_uc_init_hwconfig xe_uc_init_post_hwconfig xe_uc_reset_prepare xe_uc_sanitize_reset xe_uc_start xe_uc_stop xe_uc_stop_prepare xe_uc_suspend xe_wa_apply_tile_workarounds xe_wa_dump xe_wa_init xe_wa_process_engine xe_wa_process_gt xe_wa_process_lrc xe_wa_process_oob xehp_dump xehpc_dump xelp_dump xelpdp_aux_ctl_reg xelpdp_aux_data_reg xelpdp_hpd_enable_detection xelpdp_hpd_irq_setup xelpdp_pica_irq_handler xelpdp_tc_phy_connect xelpdp_tc_phy_disconnect xelpdp_tc_phy_enable_tcss_power xelpdp_tc_phy_get_hw_state xelpdp_tc_phy_hpd_live_status xelpdp_tc_phy_is_owned xelpdp_tc_phy_take_ownership xelpdp_tc_phy_tcss_power_is_enabled xelpdp_tc_phy_wait_for_tcss_power xelpg_dump